A subthreshold low-power CMOS LC-VCO with high immunity to PVT variations - GPU EnvironnementS du Laboratoire IMS, UMR CNRS 5218, Université de Bordeaux, Bordeaux INP Accéder directement au contenu
Article Dans Une Revue Analog Integrated Circuits and Signal Processing Année : 2017

A subthreshold low-power CMOS LC-VCO with high immunity to PVT variations

Résumé

Internet of things is a topic of rising interest and intensive research, where power consumption is one of its most relevant challenges. This article presents a new radiofrequency subthreshold ultra low power LC voltage controlled oscillator (VCO). A graphical inductor optimization approach has been proposed and used to design the LC VCO leading to high performances in terms of power consumption, chip area and phase noise. It uses the adaptive body biasing technique to ensure high immunity to process, voltage and temperature variations. Realized in a 130 nm CMOS technology, the VCO occupies a total area of 0.234 mm(2). The measured frequency varies between 2.34 and 2.43 GHz. The post-layout simulation results show a phase noise of -116.1 dBc/Hz @1 MHz offset frequency, while the measured phase noise is -107.36 @1 MHz due to noisy measuring environment. The presented VCO provides a measured power consumption of only 168 mu W from 0.6 V supply voltage, making it suitable for ultra low power applications.
Fichier non déposé

Dates et versions

hal-01895384 , version 1 (15-10-2018)

Identifiants

Citer

Imen Ghorbel, Fayrouz. Haddad, Wenceslas Rahajandraibe, Mourad Loulou. A subthreshold low-power CMOS LC-VCO with high immunity to PVT variations. Analog Integrated Circuits and Signal Processing, 2017, 93 (3), pp.415 - 426. ⟨10.1007/s10470-017-1047-7⟩. ⟨hal-01895384⟩
117 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More