On-chip Generation of Sine-wave Summing Digital Signals: an Analytic Study Considering Implementation Constraints - GPU EnvironnementS du Laboratoire IMS, UMR CNRS 5218, Université de Bordeaux, Bordeaux INP Accéder directement au contenu
Article Dans Une Revue Journal of Electronic Testing: : Theory and Applications Année : 2018

On-chip Generation of Sine-wave Summing Digital Signals: an Analytic Study Considering Implementation Constraints

Résumé

In the context of biosensor as much as Built-In-Self Test (BIST), on-chip sine-wave signal generation is a recurring research topic. Considering the implementation constraints, it implies a trade-off between the amount of resources and the signal quality. An attractive solution consists in combining several digital signals to build this analog sine-wave. The objective of this paper is to give an analytic study of various potential digital-based solutions. Thanks to this study, we prove that the technique consisting in setting the phase shifts and various amplitude values of the square-wave signals is the most efficient approach. This study allows the selection of the optimal square-wave signal parameters to cancel low-order harmonics of the generated signal. We proposed a solution for specification-oriented definition of the architecture.
Fichier principal
Vignette du fichier
Preprint.pdf (622.9 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

lirmm-01706621 , version 1 (12-02-2018)

Identifiants

Citer

Stéphane David-Grignot, Achraf Lamlih, Mohamed Moez Belhaj, Vincent Kerzérho, Florence Azaïs, et al.. On-chip Generation of Sine-wave Summing Digital Signals: an Analytic Study Considering Implementation Constraints. Journal of Electronic Testing: : Theory and Applications, 2018, 34 (3), pp.281-290. ⟨10.1007/s10836-018-5710-4⟩. ⟨lirmm-01706621⟩
358 Consultations
345 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More