Securing a RISC-V architecture: A dynamic approach - Institut d'Electronique et de Télécommunications de Rennes Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

Securing a RISC-V architecture: A dynamic approach

Résumé

The SecureV (also known as SecV) project offers an innovative, open-source hardware, secure, and high-performance processor core based on the RISC-V ISA. The originality of the approach lies in the integration of a complete solution to increase security based on dynamic code transformation, covering 4 of the 5 NIST1 functions of cybersecurity via monitoring (identify, detect), obfuscation (protect), and dynamic adaptation (react).
Fichier non déposé

Dates et versions

hal-03906564 , version 1 (19-12-2022)

Identifiants

  • HAL Id : hal-03906564 , version 1

Citer

Sébastien Pillement, Maria Mendez Real, Pottier Juliette, Nieddu T., Sébastien Faucou, et al.. Securing a RISC-V architecture: A dynamic approach. DATE Conference 2023, Apr 2023, Antwerp, Belgium. ⟨hal-03906564⟩
192 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More