



42: A Component-Based Approach to Virtual Prototyping of Heterogeneous Embedded Systems

Ph.D. Defense

Tayeb BOUHADIBA



Directrice de thèse : Florence MARANINCHI

Jury:

Marc POUZET

Rapporteur

Lionel SEINTURIER

Rapporteur


Jean-Bernard STEFANI

Examinateur


September 15th 2010

Embedded Systems

tel-00539648, version 1 - 24 Nov 2010




Consumer Electronics



Safety Critical Systems



Embedded Systems, Components & Heterogeneity



Software




Hardware



Embedded Systems, Components & Heterogeneity

Processors



Hardware IP's
(Intellectual Properties)

Software




Hardware



Embedded Systems, Components & Heterogeneity

Processors



Hardware IP's
(Intellectual Properties)



Software

+

Hardware



Embedded Systems, Components & Heterogeneity

tel-00539648, version 1 - 24 Nov 2010

Processors


Analog



Digital



Hardware IP's
(Intellectual Properties)



Software




Hardware



Embedded Systems, Components & Heterogeneity

tel-00539648, version 1 - 24 Nov 2010



Virtual Prototyping

Virtual Prototyping
=
An Executable Model Before the System is Manufactured





Virtual Prototyping

tel-00539648, version 1 - 24 Nov 2010



Modeling




Virtual Prototyping

tel-00539648, version 1 - 24 Nov 2010



Modeling



Software




Virtual Prototyping

tel-00539648, version 1 - 24 Nov 2010




Modeling



Virtual Prototyping



Software




Virtual Prototyping

tel-00539648, version 1 - 24 Nov 2010



Modeling




Virtual Prototyping



Executability

Software



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

- Virtual Prototyping of Embedded Systems
- Modeling Hardware/Software with Synchronous Languages
- Ptolemy
- Specifying Components: Contracts

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]


Using 42 Together with Existing Approaches [EMSOFT09]

Some Related Work



SystemC/TLM for Systems-on-a-Chip

tel-00539648, version 1 - 24 Nov 2010



```

while(true)
x = 42;
while (x neq 0)
y = read(addrM + x);
write(addrM , x);
...
write(addrD+0x0, addrM);
write(addrD+0x1, 42);
write(addrD+0x4, 0x01);
...

```

Embedded Software


Hardware Architecture



A SoC (System-on-a-Chip)



SystemC/TLM for Systems-on-a-Chip



```

tel-00539648, version 1 - 24 Nov 2010


while(true)
x = 42;
while (x neq 0)
y = read(addrM + x);
write(addrM , x);
...
write(addrD+0x0, addrM);
write(addrD+0x1, 42);
write(addrD+0x4, 0x01);
...

```


Embedded Software

TLM
 (Transaction-Level Modeling)
 provides

Virtual Prototype



SystemC/TLM for Systems-on-a-Chip




```
tel-00539648, version 1 - 24 Nov 2010
while(true)
x = 42;
while (x neq 0)
y = read(addrM + x);
write(addrM , x);
...
write(addrD+0x0, addrM);
write(addrD+0x1, 42);
write(addrD+0x4, 0x01);
...
```


Embedded Software

TLM
(Transaction-Level Modeling)
provides

Virtual Prototype



SystemC/TLM for Systems-on-a-Chip




```
tel-00539648, version 1 - 24 Nov 2010
while(true)
x = 42;
while (x neq 0)
y = read(addrM + x);
write(addrM , x);
...
write(addrD+0x0, addrM);
write(addrD+0x1, 42);
write(addrD+0x4, 0x01);
...
```

Embedded Software

TLM
(Transaction-Level Modeling)
 provides

- Early Available


Virtual Prototype



Virtual Prototyping of Sensor Networks

tel-00539648, version 1 - 24 Nov 2010

CPU, Sensor, Memory, Radio, **Battery**



- Several sensors communicating by radio
- Network lifetime depends on energy consumption
- **Use of virtual prototyping to study non-functional aspects
(e.g., energy)**



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

- Virtual Prototyping of Embedded Systems
- Modeling Hardware/Software with Synchronous Languages
- Ptolemy
- Specifying Components: Contracts

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]


Using 42 Together with Existing Approaches [EMSOFT09]

Some Related Work



Modeling HW/SW with Synchronous Languages

tel-00539648, version 1 - 24 Nov 2010




PFS (Proximity Flight Safety)
is Embedded in the ATV

ATV (Automated Transfer Vehicle)



Modeling HW/SW with Synchronous Languages



PFS (Proximity Flight Safety)
is Embedded in the ATV

ATV (Automated Transfer Vehicle)


The original model of the PFS
is written in AADL

(Architecture Analysis and Design Language)
(Not Executable)



Modeling HW/SW with Synchronous Languages

tel-00539648, version 1 - 24 Nov 2010




PFS (Proximity Flight Safety)
is Embedded in the ATV

ATV (Automated Transfer Vehicle)

The original model of the PFS
is written in AADL

(Architecture Analysis and Design Language)
(Not Executable)

Automatic Translation
into Lustre



PFS description in Lustre

E. Jahier, N. Halbwachs, P. Raymond, X. Nicollin, D. Lesens, Virtual Execution of AADL

Models via a Translation into Synchronous Programs" [EMSOFT07]

Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

- Virtual Prototyping of Embedded Systems
- Modeling Hardware/Software with Synchronous Languages
- **Ptolemy**
- Specifying Components: Contracts

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]

Using 42 Together with Existing Approaches [EMSOFT09]

Some Related Work




Ptolemy

ptolemy.eecs.berkeley.edu

tel-00539648, version 1 - 24 Nov 2010

MoCC : Model of Computation and Communication



- Components are actors
- The director implements a MoCC
- Hierarchical framework
- \exists a catalogue of predefined MoCCs:
Synchronous Reactive, Discrete Event, Continuous Time, etc.



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

- Virtual Prototyping of Embedded Systems
- Modeling Hardware/Software with Synchronous Languages
- Ptolemy
- Specifying Components: Contracts

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]

Using 42 Together with Existing Approaches [EMSOFT09]

Some Related Work



Classification of Contracts in the CBSE Community

(Component-Based Software Engineering)

tel-00539648, version 1 - 24 Nov 2010

- Syntactic contracts
 - Interface Description languages
(Java-IDL, WSDL, IDL, etc.)
- Behavioral contracts
 - pre and post conditions, assertions, etc.
(Design by ContractsTM, Eiffel, iContracts, etc.)
- Synchronization contracts
 - Sequence of method-calls, Component synchronization, etc.
(PROCOL, Interface automata, Session types, etc.)
- Quality of service contracts
 - Resource consumption, Image quality, etc.



Contracts in the Hardware Community

and the Synchronous Languages

tel-00539648, version 1 - 24 Nov 2010

- Don't care conditions
 - Hardware optimization

- Conditional dependencies in Signal
 - Cycle analysis in synchronous circuits


- Assume/Guarantee reasoning
 - Modular verification (K. McMillan)
 - Executable specifications for Lustre (L. Morel)



Input $(ib)=(01)$ never occurs



o depends on i when $b=\text{true}$



Observation & Motivations of 42

tel-00539648, version 1 - 24 Nov 2010

In each context of Virtual Prototyping of embedded systems, there exists a notion of components and MoCCs related issues

42 aims at providing:

- A language-independent component-based framework for modeling hardware/software systems.
- Support for a clean definition of components, and help enforcing the FAMAPASAP (Forget As Much As Possible As Soon As Possible) principle.
- Support for integration of existing code and models in open virtual prototyping environments.



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

Overview of 42 & Examples [GPCE07]

- Components & Assemblies
- Explicit Specification of Components (Contracts)

Hardware Simulation by Interpreting Contracts [COORD09]

Using 42 Together with Existing Approaches [EMSOFT09]


Some Related Work

Summary




42 in a Nutshell: Basic Components

tel-00539648, version 1 - 24 Nov 2010




42 in a Nutshell: Basic Components


tel-00539648, version 1 - 24 Nov 2010



42 in a Nutshell: Assembling Components




42 in a Nutshell: Assembling Components



42 in a Nutshell: Assembling Components

For each OP_G the controller:




42 in a Nutshell: Assembling Components

For each OP_G the controller:

Activates PROD, CONS, FIFO through op

Reads their output control ports (report)




42 in a Nutshell: Assembling Components

For each OP_G the controller:

Activates PROD, CONS, FIFO through op

Reads their output control ports (report)

Manages a temporary memory (reqr, dr,...)



42 in a Nutshell: Assembling Components


For each OP_G the controller:

Activates PROD, CONS, FIFO through op

Reads their output control ports (report)

Manages a temporary memory (reqr, dr,...)

Sets global output values



42 in a Nutshell: Assembling Components

tel-00539648, version 1 - 24 Nov 2010

```

Controller is {
    var M : bool;
    for OPG do :{ /* defines opg.
        div, dr, reqw, ...: fifo(1,int);
        := random();
        (M) {
            PROD.op ; reqw.put; reqw.get;
            FIFO.op ; gw.put; gw.get;
            a := FIFO.report; /* reads oc.
            if(a==ok){ /* output control
                PROD.op; dw.put; dw.get;
                FIFO.op; /* activates FIFO.
                ...
            }
            else{
                CONS.op; reqr.put; reqr.get;
                FIFO.op ; gr.put; gr.get;
                a := FIFO.report;
                ...
            }
        }
    }
}

```


For each OP_G the controller:

Activates PROD, CONS, FIFO through op

Reads their output control ports (report)

Manages a temporary memory (reqr, dr,...)

Sets global output values



42 in a Nutshell: Assembling Components

tel-00539648, version 1 - 24 Nov 2010

```

Controller is {
    var M : bool;
    for OPG do :{ /* defines opg.
        div, dr, reqw, ...: fifo(1,int);
        := random();
        (M) {
            PROD.op ; reqw.put; reqw.get;
            FIFO.op ; gw.put; gw.get;
            a := FIFO.report; /* reads oc.
            if (a==ok){ /* output control
                PROD.op; dw.put; dw.get;
                FIFO.op; /* activates FIFO.
                ...
            }
            else{
                CONS.op; reqr.put; reqr.get;
                FIFO.op; gr.put; gr.get;
                a := FIFO.report;
                ...
            }
        }
    }
}

```


For each OP_G the controller:

Activates PROD, CONS, FIFO through op

Reads their output control ports (report)

Manages a temporary memory (reqr, dr,...)

Sets global output values



42 in a Nutshell: Assembling Components

tel-00539648, version 1-24 Nov 2010

```

Controller is {
    var M : bool;
    for OPG do :{ /* defines opg.
        div, dr, reqw, ...: fifo(1,int);
        := random();
        (M) {
            PROD.op ; reqw.put; reqw.get;
            FIFO.op ; gw.put; gw.get;
            a := FIFO.report; /* reads oc.
            if (a==ok){ /* output control
                PROD.op; dw.put; dw.get;
                FIFO.op; /* activates FIFO.
                ...
            }
            else{
                CONS.op; reqr.put; reqr.get;
                FIFO.op; gr.put; gr.get;
                a := FIFO.report;
                ...
            }
        }
    }
}

```


For each OP_G the controller:

Activates PROD, CONS, FIFO through op

Reads their output control ports (report)

Manages a temporary memory (reqr, dr,...)


Sets global output values



42 in a Nutshell: Assembling Components

Controller is {
 var M : bool;
 for OP_G do :{ /* defines opg.
 div, dr, reqw, ... : fifo(1,int);
 := random();
 (M) {
 PROD.op ; reqw.put; reqw.get;
 FIFO.op ; gw.put; gw.get;
 a := FIFO.report; /* reads oc.
 if (a==ok){ /* output control
 PROD.op; dw.put; dw.get;
 FIFO.op; /* activates FIFO.
 ...
 ...
 } else {
 CONS.op; reqr.put; reqr.get;
 FIFO.op; gr.put; gr.get;
 a := FIFO.report;
 ...
 }
 }
 }
}

For each OP_G the controller:
 Activates PROD, CONS, FIFO through op
 Reads their output control ports (report)
 Manages a temporary memory (reqr, dr,...)
 Sets global output values



Summary of 42 Basics



tel-00539648, version 1 - 24 Nov 2010

Summary of 42


- Hierarchical model \Rightarrow modeling heterogeneity
in the same spirit as Ptolemy
- Controllers are expressed as programs
identification of the basic primitives for describing MoCCs
- Separation of control/data to enforce the FAMAPASAP
more details later




Control Contracts for 42 Components



Control Contracts for 42 Components




- Allowed activation sequences




Control Contracts for 42 Components

tel-00539648, version 1 - 24 Nov 2010




- Allowed activation sequences
- Data dependencies (Required, Provided)



Control Contracts for 42 Components

tel-00539648, version 1 - 24 Nov 2010



- Allowed activation sequences
- Data dependencies (Required, Provided)
- Control information

$$\{id_1\}ic_1/\alpha = oc_2\{od_2\}$$


$$\{id_2\}ic_2/\beta = oc_1\{od_1; od_3=L\}$$

$$\{\} ic_2$$




Control Contracts for 42 Components

tel-00539648, version 1 - 24 Nov 2010




- Allowed activation sequences
- Data dependencies (Required, Provided)
- Control information
- Conditional activations.

$[\alpha = T]\{id_1\}ic_1/\alpha = oc_2\{od_2\}$




Control Contracts for 42 Components

 Input Data Ports
 1 - 24 Nov 2010
 tel-00539648, version 1


- Allowed activation sequences
- Data dependencies (Required, Provided)
- Control information
- Conditional activations.
- Conditional data dependencies.




$[\alpha = T]\{id1\}ic1/\alpha = oc2\{od2\}$



What are 42 Contracts used for?

42 contracts (+ the Architecture Description Language)


tel-00539648, version 1 - 24 Nov 2010



What are 42 Contracts used for?

42 contracts (+ the Architecture Description Language)

tel-00539648, version 1 - 24 Nov 2010




What are 42 Contracts used for?

42 contracts (+ the Architecture Description Language)

- Testing controllers/components consistency

tel-00539648, version 1 - 24 Nov 2010




What are 42 Contracts used for?

42 contracts (+ the Architecture Description Language)

- Testing controllers/components consistency
- Contract Interpretation

tel-00539648, version 1 - 24 Nov 2010




What are 42 Contracts used for?

42 contracts (+ the Architecture Description Language)

- Testing controllers/components consistency
- Contract Interpretation


tel-00539648, version 1 - 24 Nov 2010



What are 42 Contracts used for?

42 contracts (+ the Architecture Description Language)

- Testing controllers/components consistency
- Contract Interpretation
- Testing component/contract consistency



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]

- Contract Interpretation
- Contract Interpretation for Hardware Simulation
- Executing Embedded Software on Hardware Models




Using 42 Together with Existing Approaches [EMSOFT09]

Some Related Work




Summary



Contract Interpretation: Principle



Contract Interpretation: Principle







The controller maintains:

- The current state of each contract
- The set of available data
- The values of the variables(α)

available={}
 $\alpha = \perp$



Contract Interpretation: Principle







For each global activation :





- Depending on the available data it selects a component and activates it
- The set of available data is updated
- The output controls are given non-deterministic values



Contract Interpretation: Principle





Contract Interpretation: Principle




Example execution path



Contract Interpretation: Principle



Contract Interpretation: Principle





Modeling Hardware with 42: Case Study

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
    while(1) {
        /*writing the green image*/
        for(int x=0; x<width * height)
            write_mem(green);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the blue image*/
        for(int x=0; x<width * height)
            write_mem(blue);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the red image*/
        for(int x=0; x<width * height)
            write_mem(red);
        write_lcd(0x01,0x1);
        wait_interrupt();
    }
}
```





Modeling Hardware with 42: Case Study

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
    while(1) {
        /*writing the green image*/
        for(int x=0; x<width * height)
            write_mem(green);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the blue image*/
        for(int x=0; x<width * height)
            write_mem(blue);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the red image*/
        for(int x=0; x<width * height)
            write_mem(red);
        write_lcd(0x01,0x1);
        wait_interrupt();
    }
}
```





Modeling Hardware with 42: Case Study

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
    while(1) {
        /*writing the green image*/
        for(int x=0; x<width * height)
            write_mem(green);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the blue image*/
        for(int x=0; x<width * height)
            write_mem(blue);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the red image*/
        for(int x=0; x<width * height)
            write_mem(red);
        write_lcd(0x01,0x1);
        wait_interrupt();
    }
}
```



Modeling Hardware with 42: Case Study



2010

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
while(1) {
/*writing the green image*/
for(int x=0; x<width * height)
    write_mem(green);
write_lcd(0x01,0x1) ;
wait_interrupt();

/*writing the blue image*/
for(int x=0; x<width * height)
    write_mem(blue);
write_lcd(0x01,0x1);
wait_interrupt();

/*writing the red image*/
for(int x=0; x<width * height)
    write_mem(red);
write_lcd(0x01,0x1);
wait_interrupt();
}
```





Modeling Hardware with 42: Case Study

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
    while(1) {
        /*writing the green image*/
        for(int x=0; x<width * height)
            write_mem(green);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the blue image*/
        for(int x=0; x<width * height)
            write_mem(blue);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the red image*/
        for(int x=0; x<width * height)
            write_mem(red);
        write_lcd(0x01,0x1);
        wait_interrupt();
    }
}
```





Modeling Hardware with 42: Case Study

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
    while(1) {
        /*writing the green image*/
        for(int x=0; x<width * height)
            write_mem(green);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the blue image*/
        for(int x=0; x<width * height)
            write_mem(blue);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the red image*/
        for(int x=0; x<width * height)
            write_mem(red);
        write_lcd(0x01,0x1) ;
        wait_interrupt();
    }
}
```



Modeling Hardware with 42: Case Study




2010

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
while(1) {
/*writing the green image*/
for(int x=0; x<width * height)
    write_mem(green);
write_lcd(0x01,0x1) ;
wait_interrupt();

/*writing the blue image*/
for(int x=0; x<width * height)
    write_mem(blue);
write_lcd(0x01,0x1);
wait_interrupt();


/*writing the red image*/
for(int x=0; x<width * height)
    write_mem(red);
write_lcd(0x01,0x1);
wait_interrupt();
}
```

a
ok

b



c



d





Modeling Hardware with 42: Case Study

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
while(1) {
/*writing the green image*/
for(int x=0; x<width * height)
    write_mem(green);
write_lcd(0x01,0x1) ;
wait_interrupt();

/*writing the blue image*/
for(int x=0; x<width * height)
    write_mem(blue);
write_lcd(0x01,0x1);
wait_interrupt();

/*writing the red image*/
for(int x=0; x<width * height)
    write_mem(red);
write_lcd(0x01,0x1);
wait_interrupt();
}
}
```






Modeling Hardware with 42: Case Study

Embedded Software

```
#define width 240
#define height 240
#define green 0x0000AABB
...
int main() {
    while(1) {
        /*writing the green image*/
        for(int x=0; x<width * height)
            write_mem(green);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the blue image*/
        for(int x=0; x<width * height)
            write_mem(blue);
        write_lcd(0x01,0x1) ;
        wait_interrupt();

        /*writing the red image*/
        for(int x=0; x<width * height)
            write_mem(red);
        write_lcd(0x01,0x1);
        // wait_interrupt();
    }
}
```






Modeling Hardware with 42: Case Study

Embedded Software

```
#define width 240
#define height 24
#define green 0x0000AABB
...
int main() {
    while(1) {
        /*writing the green image*/
        for(int x=0; x<width * height)
            write_mem(green);
        write_lcd(0x01,0x1) ;
        wait_interrupt();


        /*writing the blue image*/
        for(int x=0; x<width * height)
            write_mem(blue);
        write_lcd(0x01,0x1);
        wait_interrupt();

        /*writing the red image*/
        for(int x=0; x<width * height)
            write_mem(red);
        write_lcd(0x01,0x1);
    }
    // wait_interrupt();
}
```




Modeling Hardware with 42: The 42 Model

tel-00539648, version 1 - 24 Nov 2010



Modeling Hardware with 42: The contracts (CPU)


tel-00539648, version 1 - 24 Nov 2010



The contract of the CPU is in fact the contract of (CPU + Software)

Modeling Hardware with 42: The contracts (CPU)


tel-00539648, version 1 - 24 Nov 2010



The contract of the CPU is in fact the contract of (CPU + Software)

Modeling Hardware with 42: The contracts (CPU)


tel-00539648, version 1 - 24 Nov 2010



The contract of the CPU is in fact the contract of (CPU + Software)

Modeling Hardware with 42: The contracts (CPU)

tel-00539648, version 1 - 24 Nov 2010




The contract of the CPU is in fact the contract of (CPU + Software)



Modeling Hardware with 42: The contracts (CPU)

tel-00539648, version 1 - 24 Nov 2010



The contract of the CPU is in fact the contract of (CPU + Software)

Detecting Synchronization Bugs by Executing Contracts

tel-00539648, version 1 - 24 Nov 2010

If the software doesn't wait for the interrupt \Rightarrow



We don't have the software yet. We execute only the contracts.

- **Synchronization Bug:** The contract doesn't wait for interrupts
- **Detection:** Deadlock during contract interpretation



Detecting SW Bugs by Executing the SW Against the Contract

tel-00539648, version 1 - 24 Nov 2010

```



③ int main(){
    while (true){
        int x = ....
        while(x>0){
            x--;
            ...
            ④ write_mem(adr, data);
            ...
            ➔ ⑤ write_lcd(adr2, data2);
            ...
            ⑥ wait_interrupt();
            if(y!=0)
            ⑦ write_mem(adr, data)
    } } ...
}

```

software

wrapper




controller



Detecting SW Bugs by Executing the SW Against the Contract

tel-00539648, version 1 - 24 Nov 2010

```
③ int main(){
    while (true){
        int x = ....
        while(x>0){
            x--;
            ...
            ④ write_mem(adr, data);
            ...
            ➔ ⑤ write_lcd(adr2, data2);
            ...
            ⑥ wait_interrupt();
            if(y!=0)
            ⑦ write_mem(adr, data)
    } } ... }
```





Detecting SW Bugs by Executing the SW Against the Contract

```

③ int main(){
    while (true){
        int x = ....
        while(x>0){
            x--;
            ...
            ④ write_mem(adr, data);
            ...
            ➔ ⑤ write_lcd(adr2, data2);
            ...
            ⑥ wait_interrupt();
            if(y!=0)
            ⑦ write_mem(adr, data)
    } } ...
}

```



Detecting SW Bugs by Executing the SW Against the Contract

tel-00539648, version 1 - 24 Nov 2010

```

③ int main(){
    while (true){
        int x = ....
        while(x>0){
            x--;
            ...
            ④ write_mem(adr, data);
            ...
            ⑤ write_lcd(adr2, data2);
            ...
            ⑥ wait_interrupt();
            if(y!=0)
            ⑦ write_mem(adr, data)
        }
    }
}

```

atomic



controller

op


soft.o

CPU (wrapper)

acd

target

report' report



Detecting SW Bugs by Executing the SW Against the Contract


tel-00539648, version 1 - 24 Nov 2010

```

③ int main(){
    while (true){
        int x = ....
        while(x>0){
            x--;
            ...
            ④ write_mem(adr, data);
            ...
            ⑤ write_lcd(adr2, data2);
            ...
            ⑥ wait_interrupt();
            if(y!=0)
            ⑦ write_mem(adr, data)
        }
    }
}

```

atomic



Detecting SW Bugs by Executing the SW Against the Contract

```

③ int main(){
    while (true){
        int x = ....
        while(x>0){
            x--;
            ...
            ④ write_mem(adr, data);
            ...
            ⑤ write_lcd(adr2, data2);
            ...
            ⑥ wait_interrupt();
            if(y!=0)
            ⑦ write_mem(adr, data)
        }
    }
}


```

atomic



wait_interrupt()

Reports on SW activity



Summary

tel-00539648, version 1 - 24 Nov 2010

- Contracts are **non-deterministic abstractions** of the behavior of components and allow for **early execution**
- Contract execution detects **synchronization bugs**
- Executing contract together with implementation allows to check their **consistency**



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]

Using 42 Together with Existing Approaches [EMSOFT09]

- TLM with SystemC
- 42-ization of SystemC/TLM
- Typical Uses of 42 Contracts with SystemC-TLM

Some Related Work

Summary




Motivation


- TLM = Transaction-Level Modeling
 - + Widely used
 - + Powerful (large systems, heterogeneous models, ...)
 - + Intrinsically component-based
 - – Very informal, models are mixed with the simulation mechanics
- Motivation
 - Propose a clear definition of TLM components
 - Simplify the simulation
 - Focus on Control Flow and Synchronizations
 - Find bugs earlier



TLM in practice (SystemC)




TLM in practice (SystemC)



Some Guidelines:



TLM in practice (SystemC)




Some Guidelines:

- Inside a module:
 - Shared variables
 - Events (wait, notify)



TLM in practice (SystemC)




Some Guidelines:

- Inside a module:
 - Shared variables
 - Events (wait, notify)
- Between modules:
 - Function calls through ports
 - ...



TLM in practice (SystemC)




Some Guidelines:

- Inside a module:
 - Shared variables
 - Events (wait, notify)
- Between modules:
 - Function calls through ports
 - ...

A non-preemptive scheduler manages the execution of threads



TLM in practice (SystemC)



```
moduleX :: T2(){
    while(true){
        x = 42;
        while (x > 0){
            y = p.read(addrM + x)^0xFF;
            p.write(addrM , x);
        }
        p.write(addrD+0x0 , addrM);
        p.write(addrD+0x1 , 42);
        p.write(addrD+0x4 , 0x01);
        wait(e0);
        ...
        e2.notify();
    }
    ...
}
```

```
moduleX :: irq(int n){
    ...
    e0.notify();
    ...
    wait(e2);
}
```

Example Implementation of *moduleX*

Some Guidelines:

- Inside a module:
 - Shared variables
 - Events (wait, notify)
- Between modules:
 - Function calls through ports
 - ...

A non
ages th




Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010

```
module1::T1(){  
    while(true){  
        x++;  
        ...;  
        p2.f2(x);  
        ...;  
        wait(e1); ...;  
    }  
    ...  
}
```


```
module2::f2(int x){  
    ...;  
    y = x * 42;  
    ...;  
    notify(e2);  
    ...;  
    ...;  
    ....
```




Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010

```
module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
}
...
module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}
```




$\downarrow op$



Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010


An activation of the main component with **OP** corresponds to what happens in the SystemC-TLM model when the scheduler elects a new thread to execute.




Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010

```
module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
}
...
module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}
```





$\downarrow op$



Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010



```
module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
}
...
module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}
```



Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010

```
module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
}
...
module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}
```





Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010

```
module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
}
...
}
} }
```



```
► module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}
```



Structural Correspondence

```
module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
}
```

```
module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}
```





Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010

```

module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
    ...
}
module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}



```



Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010



```
module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
}
...
module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}
```



Structural Correspondence

tel-00539648, version 1 - 24 Nov 2010

```
module1::T1(){
    while(true){
        x++;
        ...
        p2.f2(x);
        ...
        wait(e1); ...
    }
}
...
module2::f2(int x){
    ...
    y = x * 42;
    ...
    notify(e2);
    ...
}
```



Structural Correspondence

An activation of the main component with **OP** corresponds to what happens in the SystemC-TLM model when the scheduler elects a new thread to execute.


```
} } } } }  
... ....  
↓ op
```

++ The 42 model behaves like the SystemC one

-- But is less efficient

⇒ We will not re-write SystemC in 42

⇒ We use 42 control contracts



Extracting Control Contracts From SC-TLM Code

tel-00539648, version 1 - 24 Nov 2010

```
while(true){  
    x++;  
    e3.notify();  
    e4.notify();  
    b wait(e1);  
    if(x < 42){  
        c p.f(x);  
        d p.g(x);  
    }  
    y=x+1;  
    while(y < 5){  
        y++;  
        e wait(e2);  
    }  
}
```




- States correspond to `wait` statements or `function calls`.



Extracting Control Contracts From SC-TLM Code

tel-00539648, version 1 - 24 Nov 2010

```
while (true){  
    x++;  
    e3.notify();  
    e4.notify();  
    b.wait(e1);  
    if (x < 42){  
        c.p.f(x);  
        d.p.g(x);  
    }  
    y=x+1;  
    while (y < 5){  
        y++;  
        e.wait(e2);  
    }  
}
```




- States correspond to `wait` statements or `function calls`.
- Data values are abstracted



Extracting Control Contracts From SC-TLM Code

```
while ( true ){  
    x++;  
    e3.notify();  
    e4.notify();  
    b wait(e1);  
    if(x < 42){  
        c p.f(x);  
        d p.g(x);  
    }  
    y=x+1;  
    while(y < 5){  
        y++;  
        e wait(e2);  
    }  
}
```





- States correspond to **wait** statements or **function calls**.
- Data values are abstracted




Lightweight Execution for SystemC-TLM

tel-00539648, version 1 - 24 Nov 2010



Lightweight Execution for SystemC-TLM

- Extract Contracts From SystemC



`ctrl_main`

`ctrl_module`

`callf1`

`opn`

`conf2`

`enq`



`callf2`

`e3`

`f2d`


`e2`

`module2`




Lightweight Execution for SystemC-TLM

- Extract Contracts From SystemC
- Execute Contracts instead of Code




tel-00539648, version 1 - 24 Nov 2010



Lightweight Execution for SystemC-TLM

- Extract Contracts From SystemC
- Execute Contracts instead of Code
- Produces a super-set of SystemC executions



tel-00539648, version 1 - 24 Nov 2010



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]

Using 42 Together with Existing Approaches [EMSOFT09]


- TLM with SystemC
- 42-ization of SystemC/TLM
- Typical Uses of 42 Contracts with SystemC-TLM

Some Related Work


6 Summary



TL-Modeling with SystemC: an Example



TL-Modeling with SystemC: an Example




- Reuse of **existing components** (e.g., DMA, Memory, Bus)



TL-Modeling with SystemC: an Example


tel-00539648, version 1 - 24 Nov 2010



- Reuse of **existing components** (e.g., DMA, Memory, Bus)
- Part of the functionality is **not implemented**




TL-Modeling with SystemC: an Example



- Extract control contracts from existing SC-TLM components




TL-Modeling with SystemC: an Example



- Extract control contracts from existing SC-TLM components
- Write new contracts for the missing ones



TL-Modeling with SystemC: an Example




tel-00539648, version 1 - 24 Nov 2010

- Extract control contracts from existing SC-TLM components
- Write new contracts for the missing ones
- Execute the contracts with 42 controllers



TL-Modeling with SystemC: an Example




- Extract control contracts from existing SC-TLM components
- Write new contracts for the missing ones
- Execute the contracts with 42 controllers
- ⇒ Find Synchronization Bugs



TL-Modeling with SystemC: an Example

- If there is a **bug**, the **new contract** is not compatible with the **extracted** ones
- Modify the new contract until synchronization bugs are fixed



- Extract control contracts from **existing SC-TLM components**
- Write new contracts for the **missing ones**
- Execute the contracts with 42 controllers
- ⇒ Find Synchronization Bugs





Executing the Implementation against the Contract

tel-00539648, version 1 - 24 Nov 2010

Component implementation:

```
modulex :: T() {
    @while (true) {
        x++;
        e3.notify();
        e4.notify();
        b.wait(e1);
        if (x < 42) {
            C p.f(x);
            D p.g(x);
        }
    }
}
```




Executing the Implementation against the Contract

tel-00539648, version 1 - 24 Nov 2010

Component implementation:


```
.....
modulex :: T() {
    @while (true) {
        x++;
        e3.notify();
        e4.notify();
        b.wait(e1);
        if (x < 42) {
            C p.f(x);
            D p.g(x);
        }
    .....
}
```



Executing the Implementation against the Contract

Component implementation:

```
.....
modulex :: T() {
    @while (true) {
        x++;
        e3.notify();
        e4.notify();
        b.wait(e1);
        if (x < 42) {
            C p.f(x);
            D p.g(x);
        }
    .....
}
```




Executing the Implementation against the Contract

tel-00539648, version 1 - 24 Nov 2010

Component implementation:

```
moduleex :: T() {
    @while (true) {
        x++;
        e3.notify();
        e4.notify();
        b.wait(e1);
        if (x < 42) {
            C p.f(x);
            D p.g(x);
        }
    }
}
```



Executing the Implementation against the Contract

tel-00539648, version 1 - 24 Nov 2010

Component implementation:

```
modulex :: T() {
    @while (true) {
        x++;
        e3.notify();
        e4.notify();
        b.wait(e1);
        if (x < 42) {
            c.p.f(x);
            d.p.g(x);
        }
    }
}
```

3-resume

...notify()


2-activation

op
e3
e4

T

e3
e4

↓
↓



Executing the Implementation against the Contract

tel-00539648, version 1 - 24 Nov 2010



Component implementation:

```
modulex :: T() {
    @while (true) {
        x++;
        e3.notify();
        e4.notify();
        b.wait(e1);
        if (x < 42) {
            C p.f(x);
            D p.g(x);
        }
    }
}
```

4-wait(...)
4-suspend

3-resume

2-activation



Executing the Implementation against the Contract

tel-00539648, version 1 - 24 Nov 2010

Component implementation:

```
.....
moduleex :: T() {
    @while (true) {
        x++;
        e3.notify();
        e4.notify();
        b.wait(e1);
        if (x < 42) {
            C p.f(x);
            D p.g(x);
        }
        .....
    }
}
```

4-wait(...)
4-suspend

3-resume


2-activation

\downarrow
 \downarrow
op
e3
e4

ctrl_(main+module)

1-selection

5-op finished




Executing the Implementation against the Contract


tel-00539648, version 1 - 24 Nov 2010

Component implementation:

```
modulex :: T() {
    @while (true) {
        x++;
        e3.notify();
        e4.notify();
        b.wait(e1);
        if (x < 42) {
```



This execution step should notify *e3 and e4* (calls to *e.notify()*). Otherwise, the implementation does not respect the contract.



Summary

tel-00539648, version 1 - 24 Nov 2010

- Use of 42 with an existing approach (TLM)
- Separation of the semantics of models from the execution mechanics
- Support for reasoning on component synchronizations
- A tool for extracting control contracts from SystemC code [Master 1, P. Delahaye, 2010]
- Possibility of connection to verification tools



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]

Using 42 Together with Existing Approaches [EMSOFT09]

Some Related Work

Summary



Some Related Work

- Ptolemy 42
 - Simulation tool for heterogeneous E.S.
 - Catalogue of predefined MoCCs
 - Modeling discrete/continuous systems

Semantics of heterogeneity
Programmable MoCCs
focuses on discrete ones
- Fractal
 - Language independent component-based approach
 - Dedicated to design and deployment
 - Does not deal with MoCCs

Similar
Virtual Prototyping
Central notion
- Formal Models for Embedded Systems
 - Formal Verification \implies Reduced expressiveness Favor expressiveness
 - Describing MoCCs and Heterogeneity with TAG machines

Operational description of MoCCs



Contents

tel-00539648, version 1 - 24 Nov 2010

Introduction & Sources of Inspiration

Overview of 42 & Examples [GPCE07]

Hardware Simulation by Interpreting Contracts [COORD09]

Using 42 Together with Existing Approaches [EMSOFT09]

Some Related Work

Summary




Contributions

- A language-independent component-based model for heterogeneous embedded systems, and reuse of existing code
- An executable specification language for components
- A rich set of examples for modeling MoCCs and heterogeneity
- A complete case-study on the use of 42 with existing approaches



A tool for describing/executing 42 models

tel-00539648, version 1 - 24 Nov 2010



Future Work

tel-00539648, version 1 - 24 Nov 2010

- Extending the semantics of 42 with a quantitative notion of time
- Investigate on expressiveness and readability of contracts
- Modeling non-functional aspects and their relation with functional models [MOCCs'08]



Communication on 42

tel-00539648 version 1 - 24 Nov 2010


- Tayeb Bouhadiba and Florence Maraninchi, *Contract-based coordination of hardware components for the development of embedded software*, COORDINATION, Lecture Notes in Computer Science, vol. 5521, Springer, 2009, pp. 204–224.
- Tayeb Bouhadiba, Florence Maraninchi, and Giovanni Funchal, *Formal and executable contracts for transaction-level modeling in systemc*, EMSOFT , ACM, 2009, pp. 97–106.
- Florence Maraninchi and Tayeb Bouhadiba, *42: programmable models of computation for a component-based approach to heterogeneous embedded systems*, GPCE, ACM, 2007, pp. 53–62.
- Florence Maraninchi and Tayeb Bouhadiba, *42: programmable models of computation for a component-based approach to heterogeneous embedded systems*, In SYNCHRON'07 International Open Workshop on Synchronous Programming.
- Tayeb Bouhadiba, Florence Maraninchi, Karine Altisen, Matthieu Moy. *Computational Modeling of Non-Functional Properties with the Component Model 42*, Position paper for the ARTIST MoCC'08 Workshop, july 2008, Eindhoven




Computational Modeling of Energy Consumption (Principle)

N-Functional

Radio consumption



CPU consumption




Computational Modeling of Energy Consumption (Principle)

Functional



N-Functional

Radio consumption



CPU consumption




Computational Modeling of Energy Consumption (Principle)

Functional



N-Functional

Radio consumption




CPU consumption




Computational Modeling of Energy Consumption (Principle)

Functional



N-Functional




Computational Modeling of Energy Consumption (Principle)

Functional



N-Functional

Radio consumption




CPU consumption




Computational Modeling of Energy Consumption (Principle)


Functional




N-Functional



Integrating Functional/Non-Functional Model (option 1)




Integrating Functional/Non-Functional Model (option 1)




- The simulation MoCC is still the same.
- No separation between **Non Functional / Functional**
- Complicated MoCC.
- Each Component (node) will always be run as Func/N-Func component.

Integrating Functional/Non-Functional Model (option 2)




Integrating Functional/Non-Functional Model (option 2)




- Very clear separation Func/N-Func.
- Duplication of hierarchy (hard to maintain).
- Too many wires to manage.
- Would be well suited for other applications.



Integrating the Functional/Non-Functional Model (option 3)



Integrating the Functional/Non-Functional Model (option 3)



- Identification of Func/N-Func models.
- Functional models still unchanged.
- This structuring is well suited for WSN applications.
- Not adequate for applications where Energy models share resources.

