Word-Length Oriented Multiobjective Optimization of Area and Power Consumption in DSP Algorithm Implementation, 2006 25th International Conference on Microelectronics, pp.614-617, 2006. ,
DOI : 10.1109/ICMEL.2006.1651042
TigerSHARC Hardware Specification, Analog Device, 1999. ,
A genetic algorithm for the design of finite word length arbitrary response cascaded IIR digital filters, 1st International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications (GALESIA), pp.276-281, 1995. ,
DOI : 10.1049/cp:19951062
New stopping criterion for genetic algorithms, European Journal of Operational Research, vol.126, issue.3, pp.662-674, 2000. ,
DOI : 10.1016/S0377-2217(99)00321-5
Evolutionary algorithms in theory and practice : evolution strategies, evolutionary programming, genetic algorithms, 1996. ,
Handbook of evolutionary computation, 1997. ,
Evolutionary Computation 1 : Basic Algorithms and Operators, 2000. ,
An Overview of Evolutionary Algorithms for Parameter Optimization, Evolutionary Computation, vol.1, issue.1, pp.1-23, 1993. ,
DOI : 10.1162/evco.1993.1.1.1
finite wordlength digital filter design using an annealing algorithm, International Conference on Acoustics, Speech, and Signal Processing, pp.861-864, 1989. ,
DOI : 10.1109/ICASSP.1989.266564
Power-aware systems, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154), pp.1695-1701, 2000. ,
DOI : 10.1109/ACSSC.2000.911278
A mathematical analysis of tournament selection, Proc. International Conference on Genetic Algorithms (ICGA), pp.9-16, 1995. ,
Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.53, issue.5, pp.339-343, 2006. ,
DOI : 10.1109/TCSII.2005.862175
A comparison of automatic word length optimization procedures, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), pp.612-615, 2002. ,
DOI : 10.1109/ISCAS.2002.1011427
An automatic word length determination method, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), pp.53-56, 2001. ,
DOI : 10.1109/ISCAS.2001.921982
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.324.263
High-level synthesis for the design of FPGA-based signal processing systems, 2009 International Symposium on Systems, Architectures, Modeling, and Simulation, pp.25-32, 2009. ,
DOI : 10.1109/ICSAMOS.2009.5289238
URL : https://hal.archives-ouvertes.fr/hal-00389864
Simulated-annealing-based optimization of coefficient and data word-lengths in digital filters, International Journal of Circuit Theory and Applications, vol.40, issue.4, 1988. ,
DOI : 10.1002/cta.4490160404
Adaptive simulated annealing for optimization in signal processing applications, Signal Processing, vol.79, issue.1, pp.117-128, 1999. ,
DOI : 10.1016/S0165-1684(99)00084-5
Optimizing stability bounds of finite-precision PID controller structures, IEEE Transactions on Automatic Control, vol.44, issue.11, pp.2149-2153, 2002. ,
DOI : 10.1109/9.802934
Search-based wordlength optimization for VLSI/DSP synthesis, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing, pp.198-207, 1994. ,
DOI : 10.1109/VLSISP.1994.574744
Evolutionary multi-objective optimization: a historical view of the field, IEEE Computational Intelligence Magazine, vol.1, issue.1, pp.28-36, 2006. ,
DOI : 10.1109/MCI.2006.1597059
Perturbation analysis for word-length optimization, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003., pp.81-90, 2003. ,
DOI : 10.1109/FPGA.2003.1227244
The multiple wordlength paradigm, Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pp.51-60, 2001. ,
Optimum wordlength allocation, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.219-228, 2002. ,
DOI : 10.1109/FPGA.2002.1106676
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.3575
Wordlength optimization for linear digital signal processing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.22, issue.10, pp.1432-1442, 2003. ,
DOI : 10.1109/TCAD.2003.818119
Synthesis and optimization of DSP algorithms, 2004. ,
Optimum and heuristic synthesis of multiple word-length architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.39-57, 2005. ,
DOI : 10.1109/TVLSI.2004.840398
The complexity of multiple wordlength assignment, 29] T. Crainic, B. Le Cun, and C. Roucairol, Parallel Combinatorial Optimization, pp.137-140, 2002. ,
DOI : 10.1016/S0893-9659(01)00107-0
ch. Parallel Branch-and-Bound Algorithms, 2006. ,
Handbook of genetic algorithms, 1991. ,
Pipelined FPGA Adders, 2010 International Conference on Field Programmable Logic and Applications, 2010. ,
DOI : 10.1109/FPL.2010.87
URL : https://hal.archives-ouvertes.fr/ensl-00475780
An analysis of selection procedures with particular attention paid to proportional and Boltzmann selection, Proc. International Conference on Genetic Algorithms (ICGA), pp.124-131, 1993. ,
A fast and elitist multiobjective genetic algorithm: NSGA-II, IEEE Transactions on Evolutionary Computation, vol.6, issue.2, pp.182-197, 2002. ,
DOI : 10.1109/4235.996017
Modem Design, Implementation, and Testing Using NI's LabVIEW, National Instrument Academic Day, 2005. ,
The evolution of DSP processors, IEEE Signal Processing Magazine, vol.17, issue.2, pp.44-51, 2000. ,
DOI : 10.1109/79.826411
The evolution of DSP processors, IEEE Signal Processing Magazine, vol.17, issue.2, pp.43-51, 2000. ,
DOI : 10.1109/79.826411
DSPs court the consumer, IEEE Spectrum, vol.36, issue.3, pp.47-53, 1999. ,
DOI : 10.1109/6.750400
Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486), pp.275-282, 2003. ,
DOI : 10.1109/ICCAD.2003.159701
Toward efficient static analysis of finiteprecision effects in DSP applications via affine arithmetic modeling, Proc. Design Automation Conference (DAC, 2003. ,
A probabilistic heuristic for a computationally difficult set covering problem, Operations Research Letters, vol.8, issue.2, pp.67-71, 1989. ,
DOI : 10.1016/0167-6377(89)90002-3
Closed-form and real-time wordlength adaptation, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258), pp.1897-1900, 1999. ,
DOI : 10.1109/ICASSP.1999.758294
Genetic algorithms for multiobjective optimization : Formulation, discussion and generalization, ICGA, pp.416-423, 1993. ,
Sub-word parallelism in digital signal processing, IEEE Signal Processing Magazine, vol.17, issue.2, pp.27-35, 2000. ,
DOI : 10.1109/79.826409
Parallel Branch-and-Branch Algorithms: Survey and Synthesis, Operations Research, vol.42, issue.6, pp.1042-1066, 1994. ,
DOI : 10.1287/opre.42.6.1042
Efficient genetic algorithm design for power-of-two FIR filters, 1995 International Conference on Acoustics, Speech, and Signal Processing, pp.1268-1271, 1995. ,
DOI : 10.1109/ICASSP.1995.480470
Machine learning procedures for generating image domain feature detectors, 1985. ,
Tabu Search???Part I, ORSA Journal on Computing, vol.1, issue.3, pp.190-206, 1989. ,
DOI : 10.1287/ijoc.1.3.190
Tabu Search???Part II, ORSA Journal on Computing, vol.2, issue.1, pp.4-32, 1990. ,
DOI : 10.1287/ijoc.2.1.4
Genetic Algorithms in Search, Optimization and Machine Learning, 1989. ,
Embedded software in real-time signal processing systems: design technologies, Proceedings of the IEEE, pp.436-453, 1997. ,
DOI : 10.1109/5.558718
URL : https://hal.archives-ouvertes.fr/hal-01446753
Optimization of Control Parameters for Genetic Algorithms, IEEE Transactions on Systems, Man, and Cybernetics, vol.16, issue.1, pp.122-128, 1986. ,
DOI : 10.1109/TSMC.1986.289288
Evaluation of HW/SW Tradeoffs Using Behavioral Synthesis, 7th International Conference on Signal Processing Applications and Technology (ICSPAT 96), pp.781-785, 1996. ,
Numerical word-length optimization for CDMA demodulator, Proc. IEEE International Symposium on Circuits and Systems (IS- CAS), pp.290-293, 2001. ,
Wordlength optimization with complexity-and-distortion measure and its application to broadband wireless demodulator design, Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pp.37-40, 2004. ,
Automating transformations from floating-point to fixed-point for implementing digital signal processing algorithms, 2006. ,
May) Floating?Point to Fixed?Point Transformation Toolbox, 2006. ,
Optimum Wordlength Search Using Sensitivity Information, EURASIP Journal on Advances in Signal Processing, vol.51, issue.1, pp.1-14, 2006. ,
DOI : 10.1155/ASP/2006/92849
Low-power multipliers with data wordlength reduction, Proc. Asilomar Conference on Signals, Systems and Computers (ACSSC), pp.1615-1619, 2005. ,
Metaheuristiques pour l'optimisation combinatoire et l'affectation sous contraintes Revue d'Intelligence Artificielle The gambler's ruin problem, genetic algorithms, and the sizing of populations, Evolutionary Computation, vol.2, issue.7 3, pp.283-324, 1999. ,
Semi-greedy heuristics: An empirical study, Operations Research Letters, vol.6, issue.3, pp.107-114, 1987. ,
DOI : 10.1016/0167-6377(87)90021-6
A filter coefficient quantization method with genetic algorithm, including simulated annealing, IEEE Signal Processing Letters, vol.13, issue.4, pp.189-192, 2006. ,
DOI : 10.1109/LSP.2005.863695
Flexible reconfigurable multiplier blocks suitable for enhancing the architecture of FPGAs, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327), pp.16-19, 1999. ,
DOI : 10.1109/CICC.1999.777272
Data wordlength optimization for FPGA synthesis, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005., pp.623-628, 2005. ,
DOI : 10.1109/SIPS.2005.1579941
URL : https://hal.archives-ouvertes.fr/inria-00482912
ContributionsàContributionsà la synthèse d'architecture virgule fixè a largeurs multiples, Ph.D. dissertation, University of Rennes, vol.1, 2007. ,
ContributionsàContributions`Contributionsà la synthèse d'architecture virgule fixè a largeurs multiples, 2007. ,
The Nature of Mutation in Genetic Algorithms, Proc. International Conference on Genetic Algorithms (ICGA) ,
Adaptation in Natural and Artificial Systems, 1992. ,
WCDMA for UMTS : Radio Access for Third Generation Mobile Communications, 2004. ,
DOI : 10.1002/0470870982
A niched Pareto genetic algorithm for multiobjective optimization, Proceedings of the First IEEE Conference on Evolutionary Computation. IEEE World Congress on Computational Intelligence, pp.82-87, 1994. ,
DOI : 10.1109/ICEC.1994.350037
Genetic Algorithms and Very Fast Simulated Reannealing: A comparison, Mathematical and Computer Modelling, vol.16, issue.11, pp.87-87, 1992. ,
DOI : 10.1016/0895-7177(92)90108-W
Design of digital filters using simulated annealing, IEEE International Symposium on Circuits and Systems, pp.642-645, 1990. ,
DOI : 10.1109/ISCAS.1990.112147
Interval computations : Introduction, uses, and resources, Euromath Bulletin, vol.2, issue.1, pp.95-112, 1996. ,
DOI : 10.1007/978-1-4613-3440-8_1
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.25.1736
FRIDGE: a fixed-point design and simulation environment, Proceedings Design, Automation and Test in Europe, pp.429-435, 1998. ,
DOI : 10.1109/DATE.1998.655893
Fixed-point optimization utility for C and C++ based digital signal processing programs, IEEE Transactions on Circuits and Systems?Part II : Analog and Digital Signal Processing, pp.1455-1464, 1998. ,
A Floating-point to Fixed-point Assembly program Translator for the TMS 320C25, IEEE Transactions on Circuits and Systems, vol.41, issue.11, pp.730-739, 1994. ,
Applied Extreme Value Statistics, 1985. ,
DOI : 10.2172/6045789
Optimization by Simulated Annealing, Science, vol.220, issue.4598, pp.671-680, 1983. ,
DOI : 10.1126/science.220.4598.671
The Pareto archived evolution strategy: a new baseline algorithm for Pareto multiobjective optimisation, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406), pp.98-105, 1999. ,
DOI : 10.1109/CEC.1999.781913
A randomized algorithm for controlling the round-off error accumulation in recursive digital frequency synthesis (DFS), Digital Signal Processing, vol.19, issue.4, pp.534-544, 2009. ,
DOI : 10.1016/j.dsp.2009.03.006
Genetic programming, Search Methodologies, pp.127-164, 1992. ,
Word-length optimization for high-level synthesis of digital signal processing systems, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374), pp.569-578, 1998. ,
DOI : 10.1109/SIPS.1998.715819
Combined word-length optimization and high-level synthesis of digital signal processing systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.8, pp.921-930, 2001. ,
Estimation of distribution algorithms : A new tool for evolutionary computation, 2002. ,
DOI : 10.1007/978-1-4615-1539-5
Accuracyguaranteed bit-width optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.10, 1990. ,
DOI : 10.1109/tcad.2006.873887
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.385.6194
Advances in Multi- Objective Nature Inspired Computing, ParadisEO-MOEO : A Software Framework for Evolutionary Multi-Objective Optimization, pp.87-117, 2009. ,
Reconfigurable Parallel Inner Product Processor Architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.261-272, 2001. ,
An Effective Heuristic Algorithm for the Traveling-Salesman Problem, Operations Research, vol.21, issue.2, pp.498-516, 1973. ,
DOI : 10.1287/opre.21.2.498
Extended-precision fixed-point arithmetic on the blackfinae processor platform, Analog Device, Tech. Rep, 2003. ,
Low-Power Optimization by Smart Bit-Width Allocation in a SystemC-Based ASIC Design Environment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.26, issue.3, p.447, 2007. ,
DOI : 10.1109/TCAD.2006.888291
Floating-to-Fixed-Point Conversion for Digital Signal Processors Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems, EURASIP Journal on Applied Signal Processing IEEE Transactions on Circuits and Systems?Part I : Regular Papers, vol.14, issue.55 10, pp.3197-3208, 2006. ,
Accuracy Constraint Determination in Fixed-Point System Design, EURASIP Journal on Embedded Systems, vol.67, issue.5, 2008. ,
DOI : 10.1109/93.388209
URL : https://hal.archives-ouvertes.fr/inria-00459254
Méthodologie de compilation d'algorithmes de traitement du signal pour les processeurs en virgule fixe sous contrainte de précision, 2002. ,
Reconfigurable Operator Based Multimedia Embedded Processor, Reconfigurable Computing : Architectures, Tools, and Applications (Proc. ARC'09), pp.39-49, 2009. ,
DOI : 10.1109/79.826409
URL : https://hal.archives-ouvertes.fr/inria-00432566
Exploiting reconfigurable SWP operators for multimedia applications, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp.1717-1720, 2011. ,
DOI : 10.1109/ICASSP.2011.5946832
URL : https://hal.archives-ouvertes.fr/inria-00567017
High-Level Synthesis under Fixed-Point Accuracy Constraint, Journal of Electrical and Computer Engineering, vol.1, issue.3, pp.1-26, 2012. ,
DOI : 10.1109/TCAD.2003.818119
URL : https://hal.archives-ouvertes.fr/hal-00742144
Equation of State Calculations by Fast Computing Machines, The Journal of Chemical Physics, vol.21, issue.6, p.1087, 1953. ,
DOI : 10.1063/1.1699114
Genetic Algorithms + Data Structures = Evolution Programs, 1996. ,
Variable neighborhood search, Computers & Operations Research, vol.24, issue.11, pp.1097-1100, 1997. ,
DOI : 10.1016/S0305-0548(97)00031-2
Bit-to-bit error dependence in slotted DS/SSMA packet systems with random signature sequences, IEEE Transactions on Communications, vol.37, issue.10, pp.1052-1061, 1989. ,
DOI : 10.1109/26.41160
The genetic search approach. A new learning algorithm for adaptive IIR filtering, IEEE Signal Processing Magazine, vol.13, issue.6, pp.38-46, 1996. ,
DOI : 10.1109/79.543974
Energy reduction in wireless system by dynamic adaptation of the fixed-point specification, Proc. Conference on Design and Architectures for Signal and Image Processing (DASIP), pp.132-139, 2008. ,
URL : https://hal.archives-ouvertes.fr/inria-00459278
Design of optimized fixed-point WCDMA receiver, Proc. European Signal Processing Conference (EUSIPCO), pp.993-997, 2009. ,
URL : https://hal.archives-ouvertes.fr/inria-00432581
Dynamic precision scaling for low power WCDMA receiver, 2009 IEEE International Symposium on Circuits and Systems, pp.205-208, 2009. ,
DOI : 10.1109/ISCAS.2009.5117721
URL : https://hal.archives-ouvertes.fr/inria-00432584
Novel algorithms for word-length optimization, Proc. European Signal Processing Conference (EUSIPCO), pp.1944-1948, 2011. ,
Scenariobased fixed-point data format refinement to enable energy-scalable software defined radios, Proc. IEEE/ACM conference on Design, Automation and Test in Europe (DATE), pp.722-727, 2008. ,
A Fast Taboo Search Algorithm for the Job Shop Problem, Management Science, vol.42, issue.6, pp.797-813, 1996. ,
DOI : 10.1287/mnsc.42.6.797
Optimal mutation rates and selection pressure in genetic algorithms, Proc. Genetic and Evolutionary Computation Conference (GECCO), pp.315-322, 2000. ,
Automatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems, 2007 International Conference on Field Programmable Logic and Applications, pp.617-620, 2007. ,
DOI : 10.1109/FPL.2007.4380730
Stochastic Bit-width Approximation Using Extreme Value Theory for Customizable Processors, Internation Conference on Compiler Construction (CC, pp.205-264, 2004. ,
A Hierarchical Methodology for Word-Length Optimization of Signal Processing Systems, 2010 23rd International Conference on VLSI Design, 2010. ,
DOI : 10.1109/VLSI.Design.2010.66
URL : https://hal.archives-ouvertes.fr/inria-00432590
Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy, IEEE/ ACM conference on Design , Automation and Test in Europe, 2006. ,
DOI : 10.1109/TVLSI.2009.2016839
Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy, Proc. IEEE/ACM conference on Design, Automation and Test in Europe (DATE), 2006. ,
DOI : 10.1109/TVLSI.2009.2016839
A comparison of SNR estimation techniques for the AWGN channel, IEEE Transactions on Communications, vol.48, issue.10, pp.1681-1691, 2000. ,
DOI : 10.1109/26.871393
Parameter variation in GRASP procedures, Investigación Operativa, vol.9, pp.1-20, 2000. ,
Performance Evaluation for Phase-Coded Spread-Spectrum Multiple-Access Communication--Part I: System Analysis, IEEE Transactions on Communications, vol.25, issue.8, pp.795-799, 1977. ,
DOI : 10.1109/TCOM.1977.1093915
Design of multidimensional finite-wordlength FIR and IIR filters by simulated annealing, IEEE Transactions on Circuits and Systems?Part II : Analog and Digital Signal Processing, pp.424-431, 1995. ,
DOI : 10.1109/82.392318
Cybernetic Solution Path of an Experimental Problem, Library translation, 1965. ,
Greedy Randomized Adaptive Search Procedures A New Class of Floating-Point Data Formats with Applications to 16-Bit Digital-Signal Processing Systems, International Series in Operations Research and Management Science IEEE Communications Magazine, vol.47, issue.7, pp.219-250, 2003. ,
A stochastic approximation method, The Annals of Mathematical Statistics, pp.400-407, 1951. ,
Fixed-Point Configurable Hardware Components, EURASIP Journal on Embedded Systems, vol.2006, issue.1, pp.20-20, 2006. ,
URL : https://hal.archives-ouvertes.fr/inria-00455557
Evaluation analytique de la précision des systèmes en virgule fixe, 2006. ,
Convergence analysis of canonical genetic algorithms, IEEE Transactions on Neural Networks, vol.5, issue.1, pp.96-101, 1994. ,
DOI : 10.1109/72.265964
Enabling high-precision dsp applications with the fpga industryís first variable-precision architecture, Altera inc., Tech. Rep, 2010. ,
Word-Length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator, Reconfigurable Computing : Architectures, Tools, and Applications (Proc. ARC'09), pp.231-242, 2009. ,
DOI : 10.1002/0471789496
Multiple Objective Optimization with Vector Evaluated Genetic Algorithms, Proc. International Conference on Genetic Algorithms (ICGA). L. Erlbaum Associates Inc, pp.93-100, 1985. ,
Numerische Optimierung von Computer ? Modellen mittels der Evolutionsstrategie, Birkhäuser Basel, 1977. ,
DOI : 10.1007/978-3-0348-5927-1
Collective phenomena in evolutionary systems, Preprints of the 31st Annual Meeting of the International Society for General System Research, p.1033, 1987. ,
Filter Design With Low Complexity Coefficients, IEEE Transactions on Signal Processing, vol.56, issue.7, pp.3162-3169, 2008. ,
DOI : 10.1109/TSP.2008.919386
Rayleigh fading channels in mobile digital communication systems. I. Characterization, IEEE Communications Magazine, vol.35, issue.9, pp.136-146, 1997. ,
DOI : 10.1109/35.620535
Muiltiobjective Optimization Using Nondominated Sorting in Genetic Algorithms, Evolutionary Computation, vol.27, issue.3, pp.221-248, 1994. ,
DOI : 10.1162/evco.1994.2.3.221
Differential evolution?a simple and efficient heuristic for global optimization over continuous spaces, Journal of Global Optimization, vol.11, issue.4, pp.341-359, 1997. ,
DOI : 10.1023/A:1008202821328
DSP chips take on many forms, DSP-FPGA.com Magazine, 2006. ,
Hanging up on analog and flexing Wireless/DSP muscles Forward Concepts, Tech. Rep, 2008. ,
A multi-objective genetic algorithm for on-chip realtime optimisation of word length and power consumption in a pipelined FFT processor targeting a MC-CDMA receiver, Proc. NASA/DoD Conference on Evolvable Hardware (EH), pp.154-159, 2005. ,
Simulation-based word-length optimization method for fixed-point digital signal processing systems, IEEE Transactions on Signal Processing, vol.43, issue.12, pp.3087-3090, 1995. ,
DOI : 10.1109/78.476465
Architecture design of a coarse-grain reconfigurable multiply-accumulate unit for data-intensive applications, Integration, the VLSI Journal, vol.40, issue.2, pp.74-93, 2007. ,
DOI : 10.1016/j.vlsi.2006.02.011
Wakeup Time and Wakeup Energy Estimation in Power-Gated Logic Clusters, Proc. 24th International Conference on VLSI Design (VLSI Design), pp.340-345, 2011. ,
URL : https://hal.archives-ouvertes.fr/inria-00554470
FRIDGE : Floating-Point Programming of Fixed-Point Digital Signal Processors, 8th International Conference on Signal Processing Applications and Technology (ICSPAT 97), 1997. ,
Low implementation cost IIR digital filter design using genetic algorithms, Proc. IEE/IEEE Workshop on Natural Algorithms in Signal Processing, pp.4-5, 1993. ,
No free lunch theorems for optimization, IEEE Transactions on Evolutionary Computation, vol.1, issue.1, pp.67-82, 1997. ,
DOI : 10.1109/4235.585893
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.138.6606
An analytical approach for dynamic range estimation, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.472-477, 2004. ,
DOI : 10.1145/996566.996699
A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization, IEEE Journal of Solid-State Circuits, vol.35, issue.5, pp.740-750, 2000. ,
DOI : 10.1109/4.841502
Design of optimal digital filter using a parallel genetic algorithm, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.42, issue.10, pp.673-675, 1995. ,
DOI : 10.1109/82.471396
The analysis of local search problems and their heuristics, Proc. 7th Annual Symposium on Theoretical Aspects of Computer Science (STACS'90, pp.298-311, 1990. ,
DOI : 10.1007/3-540-52282-4_52
Tunable word length architecture for low power wireless OFDM demodulator, 2006 IEEE International Symposium on Circuits and Systems, pp.2789-2792, 2006. ,
DOI : 10.1109/ISCAS.2006.1693203
Performance analysis of a fixed-point successive interference canceller for WCDMA, Proc. IEEE Vehicular Technology Conference (VTC?Fall), pp.1919-1923, 2004. ,
Binary Adder Architectures for Cell-Based VLSI and their Synthesis . HartungñGorre, 1998. ,
Evolutionary algorithms for multiobjective optimization : Methods and applications, Swiss Federal Institute of Technology (ETH), 1999. ,
/I Prévit et par dél égation le Vic e-Président VU après soutenance pour autorisation de publication ,
optimisation combinatoire pour l'optimisation des largeurs des opérateurs sous une contrainte de précision. Ladeuxì eme axe de ces travaux de thèse concerne l'´ etude d'algorithmes d'optimisation adaptés auprobì eme de l'optimisation des largeurs de données. Nous proposons de nouveaux algorithmes pour lesprobì emesàemesà une seule contrainte où a une suite ,