]. K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, and F. Charot, Liste des abréviations MISO Multiple Inputs Single Output PPC Programmation par constraintes RISC Reduced Instruction Set Processor RTL Register Transfer Level SCoP Static Control Part SIMD Single Instruction Multiple Data SISD Single Instruction Single Data SoC System on Chip T2M Text to Model UAL Unitée Arithmétique et Logique VHDL VHSIC Hardware Description Language VHSIC Very High Speed Integrated Circuit VLIW Very Long Instruction Word WCET Worst Case Execution Time Liste des publications Journaux internationaux, Programmation par constraintes 2. Aspect oriented constraint programming environement 3 Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation . ACM transactions on Reconfigurable Technology and Systems (TRETS), 2012.

E. Raffin, C. Wolinski, F. Charot, E. Casseau, A. Floch et al., Scheduling, Binding and Routing System for a Run-Time Reconfigurable Operator Based Multimedia Architecture, International Journal of Embedded and Real-Time Communication Systems, vol.3, issue.1, pp.1-30, 2012.
DOI : 10.4018/jertcs.2012010101

URL : https://hal.archives-ouvertes.fr/hal-00663458

]. A. Floch, C. Wolinski, and K. Kuchcinski, Combined scheduling and instruction selection for processors with reconfigurable cell fabric, ASAP 2010, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, 2010.
DOI : 10.1109/ASAP.2010.5540997

URL : https://hal.archives-ouvertes.fr/inria-00480680

A. Floch, T. Yuki, C. Guy, S. Derrien, B. Combemale et al., Model-Driven Engineering and Optimizing Compilers: A Bridge Too Far?, International Conference on Model Driven Engineering Languages and Systems, 2011.
DOI : 10.1007/s10270-006-0036-6

URL : https://hal.archives-ouvertes.fr/inria-00613575

K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, and F. Charot, Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, pp.145-152, 2009.
DOI : 10.1109/ASAP.2009.19

URL : https://hal.archives-ouvertes.fr/inria-00449747

K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, and F. Charot, Constraint-Driven Identification of Application Specific Instructions in the DURASE System, 9th International Workshop on Embedded Computer Systems : Architectures, Modeling, and Simulation, pp.194-203, 2009.
DOI : 10.1145/785411.785416

URL : https://hal.archives-ouvertes.fr/inria-00449798

A. Floch, F. Charot, S. Derrien, K. Martin, A. Morvan et al., Sélection d'instructions et ordonnancementparalì ele simultanés pour la conception de processeurs spécialisés, Symposium en Architecture de Machines (Sympa'14), 2011.

K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, and F. Charot, Sélection automatique d'instructions et ordonnancement d'applications basés sur la programmation par contraintes, 13ème Symposium en Architecture de machines (SympA'13), 2009.

]. C. Wolinski, K. Kuchcinski, K. Martin, A. Floch, E. Raffin et al., Graph Constraints in Embedded System Design, Worshop on Combinatorial Optimization for Embedded System Design, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00481135

T. Achterberg, SCIP: solving constraint integer programs, Mathematical Programming Computation, vol.29, issue.2, pp.1-41, 2009.
DOI : 10.1007/s12532-008-0001-1

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.374.7376

A. V. Aho, R. Sethi, and J. D. , Ullman : Compilers : principles, techniques, and tools, 1986.

A. Aletà, J. M. Codina, A. González, and D. Kaeli, Removing communications in clustered microarchitectures through instruction replication, ACM Transactions on Architecture and Code Optimization, vol.1, issue.2, pp.127-151, 2004.
DOI : 10.1145/1011528.1011529

C. Alias, F. Baray, and A. Darte, Bee+Cl@k, ACM SIGPLAN Notices, vol.42, issue.7, pp.73-82, 2007.
DOI : 10.1145/1273444.1254778

C. Alippi, W. Fornaciari, L. Pozzi, and M. Sami, A DAG-based design approach for reconfigurable VLIW processors, Proceedings of the conference on Design, automation and test in Europe , DATE '99, p.57, 1999.
DOI : 10.1145/307418.307504

R. Andonov, S. Balev, S. Rajopadhye, and N. Yanev, Optimal semi-oblique tiling, SPAA '01 : Proceedings of the thirteenth annual ACM symposium on Parallel algorithms and architectures, pp.153-162, 2001.

R. Andonov, P. Calland, S. Niar, and S. Rajopadhye, Yanev : First steps towards optimal oblique tile sizing, 8th International Workshop on Compilers for Parallel Computers, pp.351-366, 2000.

K. R. Apt and M. Wallace, Constraint Logic Programming using Eclipse, 2007.
DOI : 10.1017/CBO9780511607400

G. Araujo, S. Malik, and M. T. Lee, Using register-transfer paths in code generation for heterogeneous memory-register architectures, Proceedings of the 33rd annual Design Automation Conference, DAC '96, pp.591-596, 1996.

K. Atasu, G. Dündar, and C. Ozturan, An integer linear programming approach for identifying instruction-set extensions, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '05, pp.172-177, 2005.
DOI : 10.1145/1084834.1084880

K. Atasu, W. Luk, O. Mencer, and C. Ozturan, Dundar : Fish : Fast instruction synthesis for custom processors. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.20, issue.1, pp.52-65, 2012.

K. Atasu, L. Pozzi, and P. Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, DAC '03 : Proceedings of the 40th conference on Design automation, pp.256-261, 2003.
DOI : 10.1145/775832.775897

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1.2401

E. Ayguade, M. Gonzalez, J. Labarta, X. Martorell, N. Navarro et al., Nanoscompiler : A research platform for OpenMP extensions, First European Workshop on OpenMP, pp.27-31, 1999.

D. Barthou and J. Collard, Fuzzy Array Dataflow Analysis, Journal of Parallel and Distributed Computing, vol.40, issue.2, pp.210-226, 1997.
DOI : 10.1006/jpdc.1996.1261

URL : https://hal.archives-ouvertes.fr/hal-00551673

A. Barvinok, A polynomial time algorithm for counting integral points in polyhedra when the dimension is fixed, Foundations of Computer Science 34th Annual Symposium, pp.566-572, 1993.

C. Bastoul, Code generation in the polyhedral model is easier than you think, Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004., pp.7-16, 2004.
DOI : 10.1109/PACT.2004.1342537

URL : https://hal.archives-ouvertes.fr/hal-00017260

V. Basupalli, T. Yuki, S. Rajopadhye, A. Morvan, S. Derrien et al., ompVerify: Polyhedral Analysis for the OpenMP Programmer, Proceedings of the 7th international conference on OpenMP in the Petascale era, pp.37-53, 2011.
DOI : 10.1007/978-3-642-13217-9_2

URL : https://hal.archives-ouvertes.fr/hal-00752626

M. Benabderrahmane, L. Pouchet, A. Cohen, and C. Bastoul, The Polyhedral Model Is More Widely Applicable Than You Think, Proceedings of the International Conference on Compiler Construction (ETAPS CC'10), 2010.
DOI : 10.1007/978-3-642-11970-5_16

URL : https://hal.archives-ouvertes.fr/inria-00551087

R. V. Bennett, A. C. Murray, B. Franke, and N. Topham, Combining source-to-source transformations and processor instruction set extensions for the automated design-space exploration of embedded systems, LCTES '07 : Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, pp.83-92, 2007.

P. Biswas, S. Banerjee, N. Dutt, P. Ienne, and L. Pozzi, Performance and energy benefits of instruction set extensions in an FPGA soft core. VLSI Design, Held jointly with 5th International Conference on Embedded Systems and Design., 19th International Conference on, p.6, 2006.

P. Biswas, S. Banerjee, N. Dutt, L. Pozzi, and P. Ienne, ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement, Design, Automation and Test in Europe, pp.1246-1251, 2005.
DOI : 10.1109/DATE.2005.191

URL : https://hal.archives-ouvertes.fr/hal-00181685

B. M. Smith, S. C. Brailsford, P. M. Hubbard, and H. P. Williams, The progressive party problem: Integer linear programming and constraint programming compared, Constraints, vol.43, issue.1-2, pp.119-138, 1995.
DOI : 10.1007/BF00143880

U. Bondhugula, A. Hartono, and J. Ramanujam, Sadayappan : A practical automatic polyhedral parallelizer and locality optimizer, PLDI '08 : Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, pp.101-113, 2008.

P. Bonzini and L. Pozzi, Code transformation strategies for extensible embedded processors, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems , CASES '06, pp.242-252, 2006.
DOI : 10.1145/1176760.1176791

P. Bonzini and L. Pozzi, Polynomial-Time Subgraph Enumeration for Automated Instruction Set Extension, 2007 Design, Automation & Test in Europe Conference & Exhibition, pp.1331-1336, 2007.
DOI : 10.1109/DATE.2007.364482

P. Bonzini and L. Pozzi, Recurrence-Aware Instruction Set Selection for Extensible Embedded Processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.16, issue.10, pp.1259-1267, 2008.
DOI : 10.1109/TVLSI.2008.2001863

P. Boulet, A. Darte, T. Risset, and Y. , (Pen)-ultimate tiling?, Integration, the VLSI Journal, vol.17, issue.1, pp.33-51, 1994.
DOI : 10.1016/0167-9260(94)90019-1

URL : https://hal.archives-ouvertes.fr/inria-00564995

J. M. Cardoso and P. C. , Diniz : Compilation Techniques for Reconfigurable Architectures, 2008.
DOI : 10.1007/978-0-387-09671-1

P. Caspi, D. Pilaud, N. Halbwachs, and J. A. , Plaice : Lustre : a declarative language for programming synchronous systems, 14th ACM Conf. on Principles of Programming Languages, 1987.

J. Ceng, M. Hohenauer, R. Leupers, G. Ascheid, H. Meyr et al., C Compiler Retargeting Based on Instruction Semantics Models, Design, Automation and Test in Europe, pp.1150-1155, 2005.
DOI : 10.1109/DATE.2005.88

URL : https://hal.archives-ouvertes.fr/hal-00181287

B. Chamberlain, D. Callahan, and H. , Parallel Programmability and the Chapel Language, International Journal of High Performance Computing Applications, vol.21, issue.3, p.291, 2007.
DOI : 10.1177/1094342007078442

J. Chame and S. Moon, A tile selection algorithm for data locality and cache interference, Proceedings of the 13th international conference on Supercomputing , ICS '99, pp.492-499, 1999.
DOI : 10.1145/305138.305245

P. Charles, C. Grothoff, V. Saraswat, C. Donawa, A. Kielstra et al., X10, ACM SIGPLAN Notices, vol.40, issue.10, pp.519-538, 2005.
DOI : 10.1145/1103845.1094852

URL : https://hal.archives-ouvertes.fr/in2p3-00166974

C. Chen, J. Chame, and M. Hall, Combining Models and Guided Empirical Search to Optimize for Multiple Levels of the Memory Hierarchy, International Symposium on Code Generation and Optimization, pp.111-122, 2005.
DOI : 10.1109/CGO.2005.10

X. Chen, D. L. Maskell, and Y. , Sun : Fast identification of custom instructions for extensible processors. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.26, issue.2, pp.359-368, 2007.

R. Chenouard, L. Granvilliers, and R. Soto, Model-driven constraint programming, Proceedings of the 10th international ACM SIGPLAN symposium on Principles and practice of declarative programming, PPDP '08, pp.236-246, 2008.
DOI : 10.1145/1389449.1389479

URL : https://hal.archives-ouvertes.fr/hal-00456549

H. Choi, J. H. Yi, J. Lee, I. Park, and C. Kyung, Exploiting intellectual properties in ASIP designs for embedded DSP software, Proceedings of the 36th ACM/IEEE conference on Design automation conference , DAC '99, pp.939-944, 1999.
DOI : 10.1145/309847.310103

N. Clark, H. Zhong, and S. Mahlke, Automated custom instruction generation for domainspecific processor acceleration, 2005.
DOI : 10.1109/tc.2005.156

M. Clavreul, O. Barais, and J. Jézéquel, Integrating legacy systems with MDE, Proceedings of the 32nd ACM/IEEE International Conference on Software Engineering, ICSE '10, pp.69-78, 2010.
DOI : 10.1145/1810295.1810306

URL : https://hal.archives-ouvertes.fr/inria-00504669

S. Coleman and K. S. Mckinley, Tile size selection using cache organization and data layout, PLDI '95 : Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, pp.279-290, 1995.
DOI : 10.1145/223428.207162

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.128.9167

J. Cong, Y. Fan, G. Han, and Z. Zhang, Application-specific instruction generation for configurable processor architectures, Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays , FPGA '04, pp.183-189, 2004.
DOI : 10.1145/968280.968307

L. P. Cordella, P. Foggia, and C. Sansone, A (sub)graph isomorphism algorithm for matching large graphs, IEEE Transactions on Pattern Analysis and Machine Intelligence, vol.26, issue.10, pp.1367-1372, 2004.
DOI : 10.1109/TPAMI.2004.75

O. Coudert, On solving binate covering problems, Proceedings of the Design Automation Conference, pp.197-202, 1996.

K. Darby-dowman and J. , Little : Properties of some combinatorial optimization problemsand their effect on the performance of integer programming and constraint logic programming

R. Dechter, Enhancement schemes for constraint processing: Backjumping, learning, and cutset decomposition, Artificial Intelligence, vol.41, issue.3, pp.273-312, 1990.
DOI : 10.1016/0004-3702(90)90046-3

S. Demassey, Méthodes hybrides de programmation par contraintes et programmation linéaire pour leprobì eme d'ordonnancement de projetàprojetà contraintes de ressources, Thèse de doctorat, 2003.

Q. Dinh, D. Chen, and M. D. Wong, Efficient ASIP design for configurable processors with fine-grained resource sharing, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays , FPGA '08, pp.99-106, 2008.
DOI : 10.1145/1344671.1344687

K. Esseghir, Improving data locality for caches, 1993.

P. Feautrier, Parametric integer programming, RAIRO - Operations Research, vol.22, issue.3, pp.243-268, 1988.
DOI : 10.1051/ro/1988220302431

P. Feautrier, Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.24, issue.4, 1991.
DOI : 10.1007/BF01407931

P. Feautrier, Some efficient solutions to the affine scheduling problem. I. One-dimensional time, International Journal of Parallel Programming, vol.40, issue.6, pp.313-348, 1992.
DOI : 10.1007/BF01407835

P. Feautrier, Some efficient solutions to the affine scheduling problem. Part II. Multidimensional time, International Journal of Parallel Programming, vol.2, issue.4, pp.389-420, 1992.
DOI : 10.1007/BF01379404

P. Feautrier, Scalable and Structured Scheduling, International Journal of Parallel Programming, vol.28, issue.6, pp.459-487, 2006.
DOI : 10.1007/s10766-006-0011-4

F. Focacci, A. Lodi, and M. Milano, Cutting Planes in Constraint Programming: An Hybrid Approach, Proceedings of the 6th International Conference on Principles and Practice of Constraint Programming, pp.187-201, 2000.
DOI : 10.1007/3-540-45349-0_15

O. Peters, P. Plata, E. Tirado, B. B. Zapata, M. G. Et et al., A : Optimal tile size selection guided by analytical models, PARCO, pp.565-572, 2005.

R. France, Rumpe : Model-driven development of complex software : A research roadmap

B. Franke, M. O. 'boyle, J. Thomson, and G. Fursin, Probabilistic source-level optimisation of embedded programs, Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, LCTES '05, pp.78-86, 2005.

C. W. Fraser, R. R. Henry, and T. A. , BURG, ACM SIGPLAN Notices, vol.27, issue.4, pp.68-76, 1992.
DOI : 10.1145/131080.131089

C. Galuzzi, Bertels : The instruction-set extension problem : A survey

C. Galuzzi and K. Bertels, Vassiliadis : A linear complexity algorithm for the automatic generation of convex multiple input multiple output instructions, ARC, pp.130-141, 2007.

C. Galuzzi, K. Bertels, and S. Vassiliadis, The Spiral Search: A Linear Complexity Algorithm for the Generation of Convex MIMO Instruction-Set Extensions, 2007 International Conference on Field-Programmable Technology, pp.337-340, 2007.
DOI : 10.1109/FPT.2007.4439280

C. Galuzzi, E. M. Panainte, Y. Yankova, K. Bertels, and S. Vassiliadis, Automatic selection of application-specific instruction-set extensions, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis , CODES+ISSS '06, pp.160-165, 2006.
DOI : 10.1145/1176254.1176293

A. Gamatié, Designing Embedded Systems with the SIGNAL Programming Language -Synchronous , Reactive Specification, 2010.

S. Girbal, Optimisation d'applications -Composition de transformations de programme : modèle et outils, Thèse de doctorat, 2005.

S. Girbal, N. Vasilache, C. Bastoul, A. Cohen, D. Parello et al., Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies, International Journal of Parallel Programming, vol.20, issue.1, pp.261-317, 2006.
DOI : 10.1007/s10766-006-0012-3

URL : https://hal.archives-ouvertes.fr/hal-01257288

C. P. Gomes and D. Schmoys, The promise of LP to boost CSP techniques for combinatorial problems, Proceedings of the Fourth International Workshop on Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimisation Problems (CP-AI-OR'02), pp.291-305, 2002.

D. Goodwin and D. Petkov, Automatic generation of application specific processors, Proceedings of the international conference on Compilers, architectures and synthesis for embedded systems , CASES '03, pp.137-147, 2003.
DOI : 10.1145/951710.951730

G. Goossens, D. Lanneer, W. Geurts, J. Van, and . Praet, Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite, 2006 International Symposium on System-on-Chip, pp.1-4, 2006.
DOI : 10.1109/ISSOC.2006.321968

G. Goumas and M. Athanasaki, Koziris : An efficient code generation technique for tiled iteration spaces, IEEE Transactions on Parallel and Distributed Systems, vol.14, p.1034, 2003.

G. Goumas and N. Drosinos, Communication-Aware Supernode Shape, IEEE Transactions on Parallel and Distributed Systems, vol.20, issue.4, pp.498-511, 2009.
DOI : 10.1109/TPDS.2008.114

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.539.9303

M. Gries and K. Keutzer, Building ASIPs : The Mescal Methodology, 2005.
DOI : 10.1007/b136892

A. Größlinger, The Challenges Of Non-linear Parameters And Variables In Automatic Loop Parallelisation, Thèse de doctorat, 2009.

S. Guelton, Building Source-to-Source compilers for Heterogenous targets, Thèse de doctorat, 2011.

C. Guettier, Optimisation globale du placement d'applications de traitement du signal sur architecturesparalì eles en utilisant la programmation logique avec contraintes, 1997.

Y. Guo, G. J. Smit, H. Broersma, and P. M. , Heysters : A graph covering algorithm for a coarse grain reconfigurable system, LCTES '03 : Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, pp.199-208, 2003.

G. Gupta and S. Rajopadhye, The Z-polyhedral model, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming , PPoPP '07, pp.237-248, 2007.
DOI : 10.1145/1229428.1229478

M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge et al., MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538), pp.3-14, 2001.
DOI : 10.1109/WWC.2001.990739

R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.642-649, 2001.
DOI : 10.1109/DATE.2001.915091

J. Hauser and J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186), pp.12-21, 1997.
DOI : 10.1109/FPGA.1997.624600

E. Hodzic and W. Shang, On time optimal supernode shape, IEEE Transactions on Parallel and Distributed Systems, vol.13, issue.12, pp.1220-1233, 2002.
DOI : 10.1109/TPDS.2002.1158261

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.4287

A. Hoffmann, H. Meyr, and R. Leupers, Architecture Exploration for Embedded Processors with LISA, 2002.
DOI : 10.1007/978-1-4757-4538-2

A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen et al., A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281), pp.625-630, 2001.
DOI : 10.1109/ICCAD.2001.968726

K. Högstedt, L. Carter, and J. Ferrante, On the parallel execution time of tiled loops, IEEE Transactions on Parallel and Distributed Systems, vol.14, issue.3
DOI : 10.1109/TPDS.2003.1189587

C. Hsu and U. , A Quantitative Analysis of Tile Size Selection Algorithms, The Journal of Supercomputing, vol.27, issue.3, pp.279-294, 2004.
DOI : 10.1023/B:SUPE.0000011388.54204.8e

P. Ienne and R. Leupers, Customizable Embedded Processors : Design Technologies and Applications (Systems on Silicon), 2006.

F. Irigoin, P. Jouvelot, and R. Triolet, Semantical interprocedural parallelization : an overview of the pips project, Proceedings of the 5th international conference on Supercomputing, ICS '91, pp.244-251, 1991.
URL : https://hal.archives-ouvertes.fr/hal-00984684

F. Irigoin and R. Triolet, Supernode partitioning, Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '88, pp.319-329, 1988.
DOI : 10.1145/73560.73588

J. Jaffar, S. Michaylov, P. J. Stuckey, and R. H. Yap, The CLP(R ) language and system, ACM Transactions on Programming Languages and Systems, vol.14, issue.3
DOI : 10.1145/129393.129398

M. Jain, M. Balakrishnan, and A. Kumar, ASIP design methodologies: survey and issues, VLSI Design 2001. Fourteenth International Conference on VLSI Design
DOI : 10.1109/ICVD.2001.902643

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.19.1875

B. Jayaraman and P. Tambay, Modeling Engineering Structures with Constrained Objects, Proceedings of the 4th International Symposium on Practical Aspects of Declarative Languages, PADL '02, pp.28-46, 2002.
DOI : 10.1007/3-540-45587-6_4

N. Jussien, C. Prud-'homme, H. Cambazard, G. Rochar, and F. Laburthe, Choco : an open source java constraint programming library, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00483090

R. Kastner, A. Kaplan, S. O. Memik, and E. Bozorgzadeh, Instruction generation for hybrid reconfigurable systems, ACM Transactions on Design Automation of Electronic Systems, vol.7, issue.4, pp.605-627, 2002.
DOI : 10.1145/605440.605446

R. Kastner, S. Ogrenci-memik, and E. Bozorgzadeh, Sarrafzadeh : Instruction generation for hybrid reconfigurable systems, ICCAD, p.127, 2001.

N. Kavvadias, Nikolaidis : A flexible instruction generation framework for extending embedded processors, Electrotechnical Conference, pp.125-128, 2006.

W. Kelly, V. Maslov, W. Pugh, E. Rosser, T. Shpeisman et al., The omega library, Rap. tech, 1996.

B. W. Kernighan and S. Lin, An Efficient Heuristic Procedure for Partitioning Graphs. The Bell system technical journal, pp.291-307, 1970.

G. Kiczales, J. Lamping, A. Mendhekar, C. Maeda, C. Lopes et al., Aspect-oriented programming, eds : ECOOP'97 ? Object-Oriented Programming de Lecture Notes in Computer Science, pp.220-242, 1997.

D. Kim, L. Renganarayanan, D. Rostron, S. Rajopadhye, and M. M. , Strout : Multi-level tiling : M for the price of one, SC '07 : Proceedings of the 2007 ACM/IEEE conference on Supercomputing, pp.1-12, 2007.

A. A. Kountouris and C. Wolinski, Efficient scheduling of conditional behaviors for high-level synthesis, ACM Transactions on Design Automation of Electronic Systems, vol.7, issue.3, pp.380-412, 2002.
DOI : 10.1145/567270.567272

URL : https://hal.archives-ouvertes.fr/hal-00544901

C. Kozyrakis and D. Patterson, Scalable vector processors for embedded systems, IEEE Micro, vol.23, issue.6, pp.36-45, 2003.
DOI : 10.1109/MM.2003.1261385

K. Kuchcinski, Constraints-driven scheduling and resource assignment, ACM Transactions on Design Automation of Electronic Systems, vol.8, issue.3
DOI : 10.1145/785411.785416

I. Kuon and J. Rose, Measuring the gap between fpgas and asics, FPGA '06 : Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, pp.21-30, 2006.

C. Lee, M. Potkonjak, and W. H. Mangione-smith, Mediabench : A tool for evaluating and synthesizing multimedia and communicatons systems, International Symposium on Microarchitecture, pp.330-335, 1997.

J. Lee, K. Choi, and N. D. Dutt, Instruction set synthesis with efficient instruction encoding for configurable processors, ACM Transactions on Design Automation of Electronic Systems, vol.12, issue.1, pp.1-9, 2007.
DOI : 10.1145/1188275.1188283

S. I. Lee, T. A. Johnson, and R. Eigenmann, Cetus ??? An Extensible Compiler Infrastructure for Source-to-Source Transformation, Lecture Notes in Computer Science, vol.2958, pp.539-553, 2003.
DOI : 10.1007/978-3-540-24644-2_35

X. Leroy, Formal certification of a compiler back-end or : programming a compiler with a proof assistant, Conference record of the 33rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pp.42-54, 2006.
URL : https://hal.archives-ouvertes.fr/inria-00000963

R. Leupers, K. Karuri, S. Kraemer, and M. Pandey, A design flow for configurable embedded processors based on optimized instruction set extension synthesis, Proceedings of the Design Automation & Test in Europe Conference, pp.581-586, 2006.
DOI : 10.1109/DATE.2006.243972

R. Leupers and P. Marwedel, Retargetable generation of code selectors from HDL processor models, Proceedings European Design and Test Conference. ED & TC 97, p.140, 1997.
DOI : 10.1109/EDTC.1997.582348

R. L. Leupers and S. Bashford, Graph-based code selection techniques for embedded processors, ACM Transactions on Design Automation of Electronic Systems, vol.5, issue.4, pp.794-814, 2000.
DOI : 10.1145/362652.362661

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.34.4675

H. Leverge, A note on chernikova's algorithm. Rap. tech, 1992.

T. Li, W. Jigang, Y. Deng, T. Srikanthan, and X. Lu, Accelerating identification of custom instructions for extensible processors, IET Circuits, Devices & Systems, vol.5, issue.1, pp.21-32, 2011.
DOI : 10.1049/iet-cds.2010.0073

S. Liao, S. Devadas, K. Keutzer, and S. Tjiang, Instruction selection using binate covering for code size optimization ICCAD-95, In Computer-Aided Design Digest of Technical Papers. IEEE/ACM International Conference on, pp.393-399, 1995.

Y. Lu, L. Shen, L. Huang, Z. Wang, and N. Xiao, Optimal subgraph covering for customisable VLIW processors, IET Computers & Digital Techniques, vol.3, issue.1, pp.14-23, 2009.
DOI : 10.1049/iet-cdt:20070104

K. Martin, Génération automatique d'extensions de jeux d'instructions de processeurs, Thèse de doctorat, 2010.

K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, and F. Charot, Constraint-Driven Identification of Application Specific Instructions in the DURASE System, SAMOS '09 : Proceedings of the 9th International Workshop on Embedded Computer Systems : Architectures, Modeling, and Simulation, pp.194-203, 2009.
DOI : 10.1145/785411.785416

URL : https://hal.archives-ouvertes.fr/inria-00449798

K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, and F. Charot, Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, 2009.
DOI : 10.1109/ASAP.2009.19

URL : https://hal.archives-ouvertes.fr/inria-00449747

K. Martin, C. Wolinski, K. Kuchcinski, A. Floch, and F. Charot, Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation, ACM transactions on Reconfigurable Technology and Systems (TRETS), 2012.
DOI : 10.1145/2209285.2209289

URL : https://hal.archives-ouvertes.fr/hal-00663464

C. Mauras, Alpha : un langagé equationnel pour la conception et la programmation d'arctitecturesparalì eles synchrones, Thèse de doctorat, 1989.

B. Mei, S. Vernalde, D. Verkest, H. De-man, and R. Lauwereins, ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix, eds : Field Programmable Logic and Application, pp.61-70, 2003.
DOI : 10.1007/978-3-540-45234-8_7

M. Milano and P. V. Hentenryck, Hybrid Optimization : The Ten Years of CPAIOR, 2011.

U. Montanari, Networks of constraints: Fundamental properties and applications to picture processing, Information Sciences, vol.7, pp.95-132, 1974.
DOI : 10.1016/0020-0255(74)90008-5

A. Morvan, S. Derrien, and P. Quinton, Efficient nested loop pipelining in high level synthesis using polyhedral bubble insertion, 2011 International Conference on Field-Programmable Technology, pp.1-10, 2011.
DOI : 10.1109/FPT.2011.6132715

URL : https://hal.archives-ouvertes.fr/hal-00746434

F. Munoz, B. Baudry, R. Delamare, and Y. Le-traon, Inquiring the usage of aspectoriented programming : an empirical study, 25th IEEE International Conference on Software Maintenance (ICSM'09), 2009.
URL : https://hal.archives-ouvertes.fr/inria-00504676

A. Murray and B. Franke, Compiling for automatically generated instruction set extensions, Proceedings of the Tenth International Symposium on Code Generation and Optimization, CHO '12, 2012.
DOI : 10.1145/2259016.2259019

N. Museux, Aide au placement d'applications de traitement du signal sur machinesparalì eles MULTI-SPMD, Thèse de doctorat, 2001.

N. Nethercote, P. J. Stuckey, R. Becket, S. Brand, and G. J. Duck, MiniZinc: Towards a Standard CP Modelling Language, Lecture Notes in Computer Science, vol.4741, pp.529-543, 2007.
DOI : 10.1007/978-3-540-74970-7_38

S. P. Nookala, Risset : A library for z-polyhedral operations, 2000.

M. Pasha and S. Derrien, Sentieys : System level synthesis for ultra low-power wireless sensor nodes, Digital System Design : Architectures, Methods and Tools (DSD) 13th Euromicro Conference on, pp.493-500, 2010.

. Polarssl, Small cryptographic library

N. Pothineni, A. Kumar, and K. Paul, Application Specific Datapath Extension with Distributed I/O Functional Units, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07), pp.551-558, 2007.
DOI : 10.1109/VLSID.2007.40

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.73.8213

L. Pouchet, C. Bastoul, A. Cohen, and J. Cavazos, Iterative optimization in the polyhedral model : Part II, multidimensional time, ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'08), pp.90-100, 2008.
URL : https://hal.archives-ouvertes.fr/hal-01257273

L. Pouchet, C. Bastoul, A. Cohen, and N. , Vasilache : Iterative optimization in the polyhedral model : Part I, one-dimensional time, IEEE/ACM Fifth International Symposium on Code Generation and Optimization (CGO'07), pp.144-156, 2007.

L. Pouchet, U. Bondhugula, C. Bastoul, A. Cohen, J. Ramanujam et al., Vasilache : Loop transformations : convexity, pruning and optimization, Proceedings of the 38th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pp.549-562, 2011.
DOI : 10.1145/1925844.1926449

L. Pozzi and P. Ienne, Exploiting pipelining to relax register-file port constraints of instructionset extensions, CASES '05 : Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, pp.2-10, 2005.

P. Prosser, HYBRID ALGORITHMS FOR THE CONSTRAINT SATISFACTION PROBLEM, Computational Intelligence, vol.1, issue.4, pp.268-299, 1993.
DOI : 10.1016/0004-3702(77)90007-8

W. Pugh, The Omega test: a fast and practical integer programming algorithm for dependence analysis, Proceedings of the 1991 ACM/IEEE conference on Supercomputing , Supercomputing '91, pp.4-13, 1991.
DOI : 10.1145/125826.125848

F. Quilleré, S. Rajopadhye, and D. Wilde, Generation of efficient nested loops from polyhedra, International Journal of Parallel Programming, vol.28, issue.5, pp.469-498, 2000.
DOI : 10.1023/A:1007554627716

D. J. Quinlan, Rose : Compiler support for object-oriented frameworks. Parallel Processing Letters, pp.215-226, 2000.

P. Quinton, The systematic design of systolic arrays, Centre National de Recherche Scientifique on Automata networks in computer science : theory and applications, pp.229-260, 1987.
URL : https://hal.archives-ouvertes.fr/inria-00076342

P. Quinton and T. Risset, Structured Scheduling of Recurrence Equations: Theory and Practice, Embedded Processor Design Challenges : Systems, Architectures, Modeling, and Simulation -SAMOS, pp.112-134, 2002.
DOI : 10.1007/3-540-45874-3_7

J. Ramanujam, Non-unimodular transformations of nested loops, Proceedings Supercomputing '92, pp.214-223, 1992.
DOI : 10.1109/SUPERC.1992.236692

J. Ramanujam and P. Sadayappan, Tiling multidimensional iteration spaces for multicomputers, Journal of Parallel and Distributed Computing, vol.16, issue.2, pp.108-120, 1992.
DOI : 10.1016/0743-7315(92)90027-K

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.43.3532

J. Reddington, G. Gutin, A. Johnstone, E. Scott, and A. Yeo, Better Than Optimal: Fast Identification of Custom Instruction Candidates, 2009 International Conference on Computational Science and Engineering, pp.17-24, 2009.
DOI : 10.1109/CSE.2009.167

L. Renganarayana and S. Rajopadhye, Positivity, posynomials and tile size selection, 2008 SC, International Conference for High Performance Computing, Networking, Storage and Analysis, pp.1-12, 2008.
DOI : 10.1109/SC.2008.5213293

L. Renganarayanan, D. Kim, S. Rajopadhye, and M. M. , Strout : Parameterized tiled loops for free, PLDI '07 : Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, pp.405-414, 2007.

G. Rivera and C. Tseng, A Comparison of Compiler Tiling Algorithms, CC '99 : Proceedings of the 8th International Conference on Compiler Construction, Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS'99, pp.168-182, 1999.
DOI : 10.1007/978-3-540-49051-7_12

F. Rossi, P. V. Beek, and T. Walsh, Handbook of Constraint Programming (Foundations of Artificial Intelligence), 2006.

K. Rounioja and K. Puusaari, Implementation of an HSDPA Receiver with a Customized Vector Processor, 2006 International Symposium on System-on-Chip, pp.1-4, 2006.
DOI : 10.1109/ISSOC.2006.322004

D. Schmidt, Guest Editor's Introduction: Model-Driven Engineering, Computer, vol.39, issue.2, pp.25-31, 2006.
DOI : 10.1109/MC.2006.58

A. Schrijver, Theory of linear and integer programming, 1986.

. Soclib, Open platform for virtual prototyping of multi-processors system on chip (mp-SOC)

N. Sonmez and A. , SIxD: A Configurable Application-Specific SISD/SIMD Microprocessor Soft-Core, 2006 International Symposium on System-on-Chip, pp.1-4, 2006.
DOI : 10.1109/ISSOC.2006.321990

S. Sorlin and C. , Solnon : A global constraint for graph isomorphism problems, Proceedings First International Conference on Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems, 2004.

R. M. Stallman and G. J. Sussman, Forward reasoning and dependency-directed backtracking in a system for computer-aided circuit analysis, Artificial Intelligence, vol.9, issue.2, pp.135-196, 1977.
DOI : 10.1016/0004-3702(77)90029-7

J. Steel and J. Jézéquel, On model typing, Software & Systems Modeling, vol.3, issue.5, pp.401-414, 2007.
DOI : 10.1007/s10270-006-0036-6

URL : https://hal.archives-ouvertes.fr/inria-00477547

L. Su, Digital media, the new frontier for supercomputing. Opening Keynote, MPSoC, 2005.

. Synopsys, Arc700 family overview -http ://www.synopsys.com

. Tenselica, Xtensa instruction set architecture -http

W. Thies, F. Vivien, and J. Sheldon, Amarasinghe : A unified framework for schedule and storage optimization, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, PLDI '01, pp.232-242, 2001.

K. Trifunovic, D. Nuzman, A. Cohen, A. Zaks, and I. Rosen, Polyhedral-Model Guided Loop-Nest Auto-Vectorization, 2009 18th International Conference on Parallel Architectures and Compilation Techniques, pp.327-337, 2009.
DOI : 10.1109/PACT.2009.18

URL : https://hal.archives-ouvertes.fr/hal-00645325

K. Van-berkel, F. Heinle, P. P. Meuwissen, K. Moerman, and M. Weiss, Vector Processing as an Enabler for Software-Defined Radio in Handheld Devices, EURASIP Journal on Advances in Signal Processing, vol.2005, issue.16, pp.2613-2625, 2005.
DOI : 10.1155/ASP.2005.2613

P. Van-hentenryck, The OPL optimization programming language, 1999.

N. Vasilache, Scalable Program Optimization Techniques in the Polyhedral Model, Thèse de doctorat, 2007.

S. Vassiliadis, Soudris : Fine-and Coarse-Grain Reconfigurable Computing, pp.1-1, 2007.

S. Verdoolaege, R. Seghir, K. Beyls, V. Loechner, and M. Bruynooghe, Counting Integer Points in Parametric Polytopes Using Barvinok's Rational Functions, Algorithmica, vol.48, issue.1, pp.37-66, 2007.
DOI : 10.1007/s00453-006-1231-0

A. K. Verma, P. Brisk, and P. Ienne, Rethinking custom ISE identification, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems , CASES '07, pp.125-134, 2007.
DOI : 10.1145/1289881.1289905

F. Vivien, On the optimality of Feautrier's scheduling algorithm, Concurrency and Computation: Practice and Experience, vol.25, issue.11-12, pp.1047-1068, 2003.
DOI : 10.1002/cpe.780

O. Wahlen, M. Hohenauer, R. Leupers, and H. Meyr, Instruction scheduler generation for retargetable compilation, IEEE Design & Test of Computers, vol.20, issue.1, pp.34-41, 2003.
DOI : 10.1109/MDT.2003.1173051

R. Wittig and P. Chow, OneChip: an FPGA processor with reconfigurable logic, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines FPGA-96, pp.126-135, 1996.
DOI : 10.1109/FPGA.1996.564773

M. E. Wolf, Improving locality and parallelism in nested loops, Thèse de doctorat, 1992.

M. J. Wolfe, High Performance Compilers for Parallel Computing, 1995.

C. Wolinski and K. Kuchcinski, Identification of application specific instructions based on subgraph isomorphism constraints, Application -specific Systems, Architectures and Processors, 2007. ASAP. IEEE International Conf. on, pp.328-333, 2007.

C. Wolinski and K. Kuchcinski, Automatic selection of application-specific reconfigurable processor extensions, DATE, 2008.
URL : https://hal.archives-ouvertes.fr/inria-00451683

I. Wu, S. Huang, C. Chung, and J. Shann, Instruction Set Extension Generation with Considering Physical Constraints, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, HiPEAC'07, pp.291-305, 2007.
DOI : 10.1007/978-3-540-69338-3_20

C. Xiao and E. Casseau, An efficient algorithm for custom instruction enumeration, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, GLSVLSI '11, pp.187-192, 2011.
DOI : 10.1145/1973009.1973047

URL : https://hal.archives-ouvertes.fr/hal-00746760

. Xilinx, Microblaze processor reference guide -http

J. Xue, Transformations of nested loops with non-convex iteration spaces, Parallel Computing, vol.22, issue.3, pp.339-368, 1996.
DOI : 10.1016/0167-8191(95)00069-0

J. Xue, Communication-Minimal Tiling of Uniform Dependence Loops, Journal of Parallel and Distributed Computing, vol.42, issue.1, pp.42-59, 1997.
DOI : 10.1006/jpdc.1997.1310

J. Xue, Loop tiling for parallelism, 2000.
DOI : 10.1007/978-1-4615-4337-4

Z. Ye, A. Moshovos, S. Hauck, and P. Banerjee, Chimaera : a high-performance architecture with a tightly-coupled reconfigurable functional unit, Computer Architecture Proceedings of the 27th International Symposium on, pp.225-235, 2000.

K. Yelick, L. Semenzato, G. Pike, C. Miyamoto, B. Liblit et al., Titanium: a high-performance Java dialect, Concurrency: Practice and Experience, vol.10, issue.11-13, pp.11-13825, 1998.
DOI : 10.1002/(SICI)1096-9128(199809/11)10:11/13<825::AID-CPE383>3.0.CO;2-H

J. M. Youn, J. Lee, Y. Paek, J. Lee, and H. Scharwaechter, Fast graph-based instruction selection for multi-output instructions, Software: Practice and Experience, vol.126, issue.7, pp.717-736, 2011.
DOI : 10.1002/spe.1034

P. Yu and T. Mitra, Satisfying real-time constraints with custom instructions, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '05, pp.166-171, 2005.
DOI : 10.1145/1084834.1084879

T. Yuki, L. Renganarayanan, S. Rajopadhye, C. Anderson, A. E. Eichenberger et al., Automatic creation of tile size selection models, Proceedings of the 8th annual IEEE/ ACM international symposium on Code generation and optimization, CGO '10, pp.190-199, 2010.
DOI : 10.1145/1772954.1772982

S. Zampelli, A Constraint Programming Approach to Subgraph Isomorphism, Thèse de doctorat, 2008.

H. Zhu, Alkins : Towards role-based programming, Workshop on Role-Based Collaboration , CSCW, 2006.