]. N. Akha-10a, A. Akhavan, C. Afzalian, R. Lee, I. Yan et al., Simulation of Quantum Current Oscillations in Trigate SOI MOSFETs, Electron Devices, pp.1102-1109, 2010.

]. N. Akha-10b, A. Akhavan, C. Afzalian, R. Lee, I. Yan et al., Simulation of Quantum Current Oscillations in Trigate SOI MOSFETs, Electron Devices, pp.1102-1109, 1948.

]. N. Akha-12, I. Akhavan, R. Ferain, P. Yu, J. Razavi et al., Influence of discrete dopant on quantum transport in silicon nanowire transistors, Solid-State Electronics, vol.70, issue.0, pp.92-100, 2012.

K. K. Averin and . Likharev, Coulomb blockade of single-electron tunneling, and coherent oscillations in small tunnel junctions, Journal of Low Temperature Physics, vol.29, issue.3-4, pp.345-373, 1986.
DOI : 10.1007/BF00683469

]. S. Bang-09, G. Bangsaruntip, A. Cohen, Y. Majumdar, S. Zhang et al., High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling Theory of Coulombblockade oscillations in the conductance of a quantum dot, Electron Devices Meeting (IEDM), pp.1-4, 1991.

M. Bescond, M. Lannoo, L. Raymond, and F. Michelini, Single donor induced negative differential resistance in silicon n-type nanowire metal-oxide-semiconductor transistors, Journal of Applied Physics, vol.107, issue.9, pp.93703-093703, 2010.
DOI : 10.1063/1.3399999

J. H. Cole, A. D. Greentree, C. J. Wellard, L. C. Hollenberg, and S. Prawer, Quantum-dot cellular automata using buried dopants, Physical Review B, vol.71, issue.11, pp.115302-76, 2005.
DOI : 10.1103/PhysRevB.71.115302

URL : http://arxiv.org/abs/cond-mat/0407658

S. De, ]. B. De-salvo, C. Gerardi, S. Lombardo, T. Baron et al., How far will silicon nanocrystals push the scaling limits of NVMs technologies?, Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International, p.56, 2003.

R. Dennard, F. Gaensslen, V. Rideout, E. Bassous, and A. Leblanc, Design of ion-implanted MOSFET's with very small physical dimensions " . Solid-State Circuits, IEEE Journal, vol.9, issue.5 1, pp.256-268

V. Deshpande, S. Barraud, X. Jehl, R. Wacquez, M. Vinet et al., Scaling of Trigate nanowire (NW) MOSFETs Down to 5 nm Width: 300 K transition to Single Electron Transistor, challenges and opportunities, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC), p.103
DOI : 10.1109/ESSDERC.2012.6343348

E. Dornel, T. Ernst, J. C. Barbé, J. M. Hartmann, V. Delaye et al., Hydrogen annealing of arrays of planar and vertically stacked Si nanowires, Applied Physics Letters, vol.91, issue.23, pp.233502-233531, 2007.
DOI : 10.1063/1.2818678

C. Dubuc, J. Beauvais, and D. Drouin, A Nanodamascene Process for Advanced Single-Electron Transistor Fabrication, IEEE Transactions on Nanotechnology, vol.7, issue.1, pp.68-73, 2008.
DOI : 10.1109/TNANO.2007.913430

C. Dupre, . 3d, . Nanowires-mos-fet, . With, . Independent et al., A memory cell with singleelectron and metal-oxide-semiconductor transistor integration Electronic transport in small strongly localized structures, Applied Physics Letters IBM Journal of Research and Development, vol.28, issue.76, pp.30-1293, 1988.

M. Fuechsle, J. A. Miwa, S. Mahapatra, H. Ryu, S. Lee et al., A single-atom transistor, Nature Nanotechnology, vol.335, issue.4, pp.242-246, 2012.
DOI : 10.1038/nnano.2012.21

H. Fukui, M. Fujishima, and K. Hoh, Single-Electron Transistor in Silicon-on-Insulator with Schottky-Contact Tunnel Barriers, Japanese Journal of Applied Physics, vol.36, issue.Part 1, No. 6B, pp.4147-4150, 1997.
DOI : 10.1143/JJAP.36.4147

T. A. Fulton, G. J. Dolan, L. Guo, E. Leobandung, and S. Y. Chou, Observation of single-electron charging effects in small tunnel junctions, Physical Review Letters, vol.59, issue.1, pp.109-112, 1987.
DOI : 10.1103/PhysRevLett.59.109

T. Hanyu, M. Arakaki, and M. Kameyama, One-transistor-cell 4-valued universal-literal CAM for cellular logic image processing, Proceedings 1997 27th International Symposium on Multiple- Valued Logic, pp.175-180, 1997.
DOI : 10.1109/ISMVL.1997.601393

C. P. Heij, D. C. Dixon, P. Hadley, and J. E. Mooij, Negative differential resistance due to single-electron switching, Applied Physics Letters, vol.74, issue.7, pp.1042-1044, 1999.
DOI : 10.1063/1.123449

M. Hofheinz, X. Jehl, M. Sanquer, G. Molas, M. Vinet et al., Simple and controlled single electron transistor based on doping modulation in silicon nanowires, Applied Physics Letters, vol.89, issue.14, pp.143504-143535, 2006.
DOI : 10.1063/1.2358812

M. Hofheinz, X. Jehl, M. Sanquer, G. Molas, M. Vinet et al., Capacitance enhancement in Coulomb blockade tunnel barriers, Physical Review B, vol.75, issue.23, pp.235301-235345, 2007.
DOI : 10.1103/PhysRevB.75.235301

L. C. Hollenberg, A. S. Dzurak, C. Wellard, A. R. Hamilton, D. J. Reilly et al., Charge-based quantum computing using single donors in semiconductors, Physical Review B, vol.69, issue.11, pp.113301-76, 2004.
DOI : 10.1103/PhysRevB.69.113301

M. Vinet, T. Poiroux, C. Le-royer, B. Previtali, C. Vizioz et al., Dual metallic source and drain integration on planar Single and Double Gate SOI CMOS down to 20nm: Performance and scalability assessment, Electron Devices Meeting (IEDM), pp.1-4, 2009.

M. Indlekofer, J. Knoch, and J. Appenzeller, Quantum confinement corrections to the capacitance of gated one-dimensional nanostructures, Physical Review B, vol.74, issue.11
DOI : 10.1103/PhysRevB.74.113310

H. Inokawa, A. Fujiwara, and Y. Takahashi, A multiple-valued logic with merged singleelectron and MOS transistors, Electron Devices Meeting IEDM Technical Digest. International, pp.7-9, 2001.

H. Inokawa, A. Fujiwara, Y. Takahashi, H. Inokawa, A. Fujiwara et al., Multipeak negative-differential-resistance device by combining single-electron and metal???oxide???semiconductor transistors, Hybrid SETMOS architecture with Coulomb blockade oscillations and high current drive " . Electron Device Letters, pp.3618-3620, 2001.
DOI : 10.1063/1.1421085

H. Ishikuro, T. Fujii, T. Saraya, G. Hashiguchi, T. Hiramoto et al., Coulomb blockade oscillations at room temperature in a Si quantum wire metal???oxide???semiconductor field???effect transistor fabricated by anisotropic etching on a silicon???on???insulator substrate, Applied Physics Letters, vol.68, issue.25, pp.3585-3587, 1996.
DOI : 10.1063/1.116645

]. L. Ji, P. D. Dresselhaus, S. Han, K. Lin, W. Zheng et al., Fabrication and characterization of single electron transistors and traps Drain current modulation in a nanoscale field-effect-transistor channel by single dopant implantation, Journal of Vacuum Science Technology B: Microelectronics and Nanometer Structures, pp.3619-3622, 1994.

]. B. Kane, A silicon-based nuclear spin quantum computer, Nature, vol.393, issue.6681, pp.133-137, 1976.
DOI : 10.1038/30156

M. A. Kastner, The single-electron transistor, Reviews of Modern Physics, vol.64, issue.3, pp.849-858, 1992.
DOI : 10.1103/RevModPhys.64.849

M. A. Khalafalla, Y. Ono, K. Nishiguchi, and A. Fujiwara, Identification of single and coupled acceptors in silicon nano-field-effect transistors, Applied Physics Letters, vol.91, issue.26, pp.263513-84, 2007.
DOI : 10.1063/1.2824579

S. Kim, C. Lee, R. Chung, E. Park, and S. Shin, Single-Electron-Based BIBLIOGRAPHY

A. Kinoshita, Y. Tsuchiya, A. Yagishita, K. Uchida, and J. Koga, Solution for highperformance Schottky-source/drain MOSFETs: Schottky barrier height engineering with dopant segregation technique, Flexible Multivalued Exclusive-or Logic Gate " . Electron Devices Digest of Technical Papers. 2004 Symposium on, pp.1048-1055, 2004.

. O. Kuli-75-]-i, R. I. Kulik, and . Shekhter, Kinetic phenomena and charge discreteness effects in granulated media, Soviet Physics -JETP, vol.41, issue.2 9, p.308, 1975.

G. P. Lansbergen, R. Rahman, C. J. Wellard, I. Woo, J. Caro et al., Gate-induced quantum-confinement transition of a single dopant atom in a silicon??FinFET, Nature Physics, vol.414, issue.8
DOI : 10.1038/nphys994

A. Lherbier, M. P. Persson, and S. Roche, Quantum transport length scales in silicon-based semiconducting nanowires: Surface roughness effects, Physical Review B, vol.77, issue.8, pp.656-661, 2008.
DOI : 10.1103/PhysRevB.77.085301

URL : https://hal.archives-ouvertes.fr/hal-00463097

K. Likharev, Single-electron devices and their applications, Proceedings of the IEEE, vol.87, issue.4, pp.606-632, 1999.
DOI : 10.1109/5.752518

R. F. Ponce and . Pease, Self-limiting oxidation of Si nanowires, Journal of Vacuum Science Technology B: Microelectronics and Nanometer Structures, vol.11, issue.6, pp.2532-2537, 1993.

J. Lolivier, M. Vinet, T. Poiroux, B. Previtali, T. Chevolleau et al., 10 nm-gate-length transistors on ultra-thin SOI film: process realization and design optimisation, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573), pp.17-18, 2004.
DOI : 10.1109/SOI.2004.1391536

J. W. Lyding, T. Shen, J. S. Hubacek, J. R. Tucker, and G. C. Abeln, Nanoscale patterning and oxidation of H???passivated Si(100)???2??1 surfaces with an ultrahigh vacuum scanning tunneling microscope, Applied Physics Letters, vol.64, issue.15, pp.2010-2012, 1994.
DOI : 10.1063/1.111722

S. Ma, H. Rustagi, G. Zhao, N. Samudra, K. Singh et al., Modeling of stress-retarded orientation-dependent oxidation: shape engineering of silicon nanowire channels SET- MOS: a novel true hybrid SET-CMOS high current Coulomb blockade oscillation cell for future nano-scale analog ICs, Electron Devices Meeting (IEDM) Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International, pp.1-4, 2003.

]. S. Maha-05a, A. Mahapatra, and . Ionescu, Realization of multiple valued logic and memory by hybrid SETMOS architecture, Nanotechnology IEEE Transactions on, vol.4, issue.6, pp.705-714, 2005.

]. S. Maha-05b, T. Mahapatra, T. Matsukawa, S. Fukai, K. Suzuki et al., Development of single-ion implantation and controllability of implanted ion number, Williams, and K. Zawadzki. " A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100 percent Pb-free Packaging " . In: Electron Devices Meeting, pp.64-677, 1997.

]. G. Moor-65 and . Moore, Cramming More Components Onto Integrated Circuits, Proceedings of the IEEE, vol.86, issue.1, 1965.
DOI : 10.1109/JPROC.1998.658762

Y. Nakamura, C. Chen, and J. Tsai, 100-K Operation of Al-Based Single-Electron Transistors, Japanese Journal of Applied Physics, vol.35, issue.Part 2, No. 11A, pp.1465-1467, 1996.
DOI : 10.1143/JJAP.35.L1465

Y. Ono, K. Takahashi, M. Yamazaki, H. Nagase, K. Namatsu et al., Fabrication method for IC-oriented Si singleelectron transistors, Electron Devices, pp.27-147, 1922.

A. Ono, K. Fujiwara, H. Nishiguchi, Y. Inokawa, . Takahashik et al., Manipulation and detection of single electrons for future information processing, Journal of Applied Physics, vol.97, issue.3, pp.31101-56, 2005.
DOI : 10.1063/1.1843271

J. Choi, K. Kim, W. Park, M. Cho, S. Jang et al., SOI single-electron transistor with low RC delay for logic cells and SET/FET hybrid ICs, Nanotechnology IEEE Transactions on, vol.4, issue.62, pp.242-248, 2005.

S. Pauliac-vaujour, R. Wacquez, C. Vizioz, T. Chevolleau, M. Pierre et al., Patterning Strategy for Monoelectronic Device Platform in a Complementary Metal Oxide Semiconductor Technology, Japanese Journal of Applied Physics, vol.50, issue.6, pp.6-15, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00647505

M. Pierre, B. Roche, X. Jehl, M. Sanquer, R. Wacquez et al., Dielectric confinement and fluctuations of the local density of state in the source and drain of an ultra scaled SOI NMOS transistor Single-donor ionization energies in a nanoscale CMOS channel, Silicon Nanoelectronics Workshop Nat Nano, vol.83, issue.83, pp.1-2, 2010.

S. Poli and M. Pala, Channel-Length Dependence of Low-Field Mobility in Silicon-Nanowire FETs " . Electron Device Letters, pp.1212-1214, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00596075

A. A. Prager, H. C. George, A. O. Orlov, and G. L. Snider, Experimental demonstration of hybrid CMOS-single electron transistor circuits, Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, vol.29, issue.4, pp.41004-41022, 2011.
DOI : 10.1116/1.3597833

]. B. Roch-12a, E. Roche, B. Dupont-ferrier, M. Voisin, X. Cobian et al., Detection of a Large Valley-Orbit Splitting in Silicon with Two-Donor Spectroscopy, Physical Review Letters, vol.108, issue.20, p.206812, 1984.
DOI : 10.1103/PhysRevLett.108.206812

R. , ]. B. Roche, B. Voisin, X. Jehl, R. Wacquez et al., A tunable, dual mode field-effect or single electron transistor, Applied Physics Letters, vol.100, issue.3, pp.32107-81, 2012.

M. Saitoh, N. Takahashi, H. Ishikuro, and T. Hiramoto, Large Electron Addition Energy above 250 meV in a Silicon Quantum Dot in a Single-Electron Transistor, Japanese Journal of Applied Physics, vol.40, issue.Part 1, No. 3B, pp.2010-2012, 2001.
DOI : 10.1143/JJAP.40.2010

M. Saitoh and T. Hiramoto, Room-temperature operation of highly functional single-electron transistor logic based on quantum mechanical effect in ultra-small silicon dot, IEEE International Electron Devices Meeting 2003, pp.31-36, 2003.
DOI : 10.1109/IEDM.2003.1269390

M. Saitoh, H. Harata, and T. Hiramoto, Roomtemperature demonstration of integrated silicon single-electron transistor circuits for current switching and analog pattern matching, Electron Devices Meeting IEDM Technical Digest. IEEE International, pp.187-190, 2004.

A. K. Savchenko, V. V. Kuznetsov, A. Woolfe, D. R. Mace, M. Pepper et al., Resonant tunneling through two impurities in disordered barriers, Physical Review B, vol.52, issue.24, pp.17021-17024, 1995.
DOI : 10.1103/PhysRevB.52.R17021

S. R. Schofield, N. J. Curson, M. Y. Simmons, F. J. Rueß, T. Hallam et al., Atomically Precise Placement of Single Dopants in Si, Physical Review Letters, vol.91, issue.13, pp.136104-79, 2003.
DOI : 10.1103/PhysRevLett.91.136104

T. Shinada, H. Koyama, C. Hinoshita, K. Imamura, and I. Ohdomari, Graphene transistors Improvement of Focused Ion-Beam Optics in Single-Ion Implan- tation for Higher Aiming Precision of One-by-One Doping of Impurity Atoms into Nano-Scale Semiconductor Devices, Nat Nano, vol.5, issue.101, pp.1748-3387, 2010.

T. Shinada, S. Okamoto, T. Kobayashi, I. J. Ohdomari-]-s, C. S. Shin et al., Enhancing semiconductor device performance using ordered dopant arrays Si-based ultrasmall multiswitching single-electron transistor operating at room-temperature Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance, Electron Devices Meeting, 2006. IEDM '06. International Performance Breakthrough in Gate-All-Around Nanowire n-and p- Type MOSFETs Fabricated on Bulk Silicon Substrate " . Electron Devices, pp.287-290, 2002.

K. Sudoh, H. Iwasaki, H. Kuribayashi, R. Hiruta, and R. Shimizu, Numerical Study on Shape Transformation of Silicon Trenches by High-Temperature Hydrogen Annealing, Japanese Journal of Applied Physics, vol.43, issue.9A, pp.5937-5941, 2004.
DOI : 10.1143/JJAP.43.5937

N. Sugii, R. Tsuchiya, T. Ishigaki, Y. Morita, H. Yoshimoto et al., Local Variability and Scalability in Silicon-on-Thin-BOX (SOTB) CMOS With Small Random-Dopant Fluctuation Effect of Oxidation-Induced Tensile Strain on Gate-All- Around Silicon-Nanowire-Based Single-Electron Transistor Fabricated Using Deep-UV Lithography Room- Temperature Operation of Silicon Single- Electron Transistor Fabricated Using Optical Lithography Two-dimensional quantum mechanical modeling of nanotransistors, Electron Devices, pp.835-845, 2002.

A. Svizhenko, P. W. Leu, and K. Cho, Effect of growth orientation and surface roughness on electron transport in silicon nanowires, Physical Review B, vol.75, issue.12, pp.125417-125457, 2007.
DOI : 10.1103/PhysRevB.75.125417

K. Tachi, M. Casse, ,. S. Barraud, C. Dupre, ,. A. Hubert et al., Experimental study on carrier transport limiting phenomena in 10 nm width nanowire CMOS transistors Development of silicon singleelectron devices, Physica E: Low-dimensional Systems and Nanostructures Fourth International Symposium on Nanostructures and Mesoscopic Systems, pp.95-101, 1995.

Y. Takahashi, M. Nagase, H. Namatsu, K. Kurihara, K. Iwdate et al., Fabrication technique for Si single-electron transistor operating at room temperature, Electronics Letters, vol.31, issue.2, pp.136-137, 1995.
DOI : 10.1049/el:19950082

S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbé et al., A silicon nanocrystals based memory, Simulation of Quantum Current Oscillations in Trigate SOI MOSFETs " . Electron Device Letters, pp.1377-1379, 1996.
DOI : 10.1063/1.116085

R. Wacquez, M. Vinet, M. Pierre, B. Roche, X. Jehl et al., Single dopant impact on electrical characteristics of SOI NMOS- FETs with effective length down to 10nm, 2010 Symposium on, pp.193-194, 2010.

J. Van-der-wagt, Tunneling-based SRAM, Proceedings of the IEEE, pp.571-595, 1926.
DOI : 10.1109/5.752516

T. Waho, K. Chen, M. Yamamoto-delprat, K. Bourdelle, and B. , Resonant-tunneling diode and HEMT logic circuits with multiple thresholds and multilevel output Solid-State Circuits, IEEE Journal, vol.33, issue.58, pp.268-274, 1998.

S. Nguyen and . Deleonibus, High immunity to threshold voltage variability in undoped ultrathin FDSOI MOSFETs and its physical understanding, Electron Devices Meeting, pp.1-4, 2008.

C. D. Weis, A. Schuh, A. Batra, A. Persaud, I. W. Rangelow et al., Single atom doping for quantum device development in diamond and silicon, Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, vol.26, issue.6, pp.2596-2600, 2008.
DOI : 10.1116/1.2968614

]. G. Wied-10 and . Wiederrecht, Handbook of Nanofabrication, p.27, 2010.

W. G. Van-der-wiel, S. De-franceschi, J. M. Elzerman, T. Fujisawa, S. Tarucha et al., Electron transport through double quantum dots, Reviews of Modern Physics, vol.75, issue.1, pp.1-22, 2002.
DOI : 10.1103/RevModPhys.75.1

]. K. Yi, K. Trivedi, H. C. Floresca, H. Yuk, W. Hu et al., Room-Temperature Quantum Confinement Effects in Transport Properties of Ultrathin Si Nanowire Field-Effect Transistors, Nano Letters, vol.11, issue.12, pp.5465-5470, 2011.
DOI : 10.1021/nl203238e

B. Yu, L. Wang, Y. Yuan, P. Asbeck, and Y. Taur, Scaling of Nanowire Transistors, Electron Devices, pp.2846-2858, 2008.
DOI : 10.1109/TED.2008.2005163

V. Zhirnov, J. Hutchby, G. Bourianoffls, and J. Brewer, Emerging research logic devices, Circuits and Devices Magazine, pp.37-46, 2005.
DOI : 10.1109/MCD.2005.1438811

]. L. Zhuang, L. Guo, and S. Y. Chou, Silicon single-electron quantum-dot transistor switch operating at room temperature, Applied Physics Letters, vol.72, issue.10, pp.1205-1207, 1998.
DOI : 10.1063/1.121014

F. A. Zwanenburg, A. A. Van-loon, G. A. Steele, C. E. Van-rijmenam, T. Balder et al., Ultrasmall silicon quantum dots, Journal of Applied Physics, vol.105, issue.12, pp.124314-124314, 2009.
DOI : 10.1063/1.3155854

URL : http://repository.tudelft.nl/islandora/object/uuid:546e961f-9455-46dc-bf54-bd2dc19f57f8/datastream/OBJ/download