K. Shu and E. Sanchez-sinencio, CMOS PLL Synthesizers : Analysis and Design, pp.26-29, 2005.

S. Cicero and . Vaucher, Architectures for RF Frequency Synthesizers, pp.27-35, 2002.

D. Banerjee, PLL Performance, Simulation, and Design, p.31, 2006.

S. Godet, E. Tournier, O. Llopis, A. Cathelin, and J. Juyon, « A Baseband Ultra- Low Noise SiGe :C BiCMOS 0.25 µm Amplifier and its Application for an On-Chip Phase-Noise Measurement Circuit ». Dans : Silicon Monolithic Integrated Circuits in RF Systems, pp.1-4, 2009.

F. Gardner, Charge-Pump Phase-Lock Loops, IEEE Transactions on Communications, vol.28, issue.11, pp.1849-1858, 1980.
DOI : 10.1109/TCOM.1980.1094619

V. Lagareste, « Contribution à l'étude de nouvelles architectures de synthétiseur de fréquence, Thèse de doct, p.33, 2006.

M. Sié, « Synthétiseur de fréquence monolithiques micro-ondes à 10 et 20 GHz en technologies BiCMOS SiGe 0, Thèse de doct, pp.33-35, 2004.

F. William and . Egan, Frequency Synthesis by Phase Lock. Second Edition, Wiley Inter- Science, pp.37-41, 1999.

Y. Yang, S. Yu, T. Wang, and S. Lu, « A dual-mode truly modular programmable fractional divider based on a 1/1.5 divider cell, Microwave and Wireless Components Letters, pp.754-756, 2005.

A. Charles and . Kingsford-smith, « Device for synthesizing frequencies which are rational multiples of a fundamental frequency

B. Miller and R. J. Conley, « A multiple modulator fractional divider Instrumentation and Measurement, IEEE Transactions on, vol.403, pp.578-583, 1991.

W. Rhee and A. Ali, An on-chip phase compensation technique in fractional-N frequency synthesis, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349), pp.363-366, 1999.
DOI : 10.1109/ISCAS.1999.778860

F. Zarkeshvari, P. Noel, and T. Kwasniewski, PLL-based fractional-N frequency synthesizers, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05), pp.85-91, 2005.
DOI : 10.1109/IWSOC.2005.91

L. Ulrich and . Rohde, Digital PLL Frequency Synthesizers -Theory and Design, p.41, 1983.

C. Wheatley, « Digital frequency synthesizer with random jittering for reducing discrete spectral spurs, pp.954-996, 1983.

V. Reinhardt and I. Shahriary, « Spurless fractional divider direct digital frequency synthesizer and method, US Patent, vol.4815, pp.18-42, 1989.

N. Regimbal, Y. Deval, F. Badets, and J. Begueret, A random-based fractional-N frequency divider for spurious tones cancellation, 2010 17th IEEE International Conference on Electronics, Circuits and Systems, pp.1076-1079, 2010.
DOI : 10.1109/ICECS.2010.5724702

URL : https://hal.archives-ouvertes.fr/hal-00522722

T. A. Riley, M. A. Copeland, and T. A. Kwasniewski, « Delta-sigma modulation in fractional-N frequency synthesis ». Dans : Solid-State Circuits, IEEE Journal, vol.285, pp.553-559, 1993.

. Pin-en, S. Su, and . Pamarti, « Fractional-N Phase-Locked-Loop-Based Frequency Synthesis : A Tutorial, Circuits and Systems II : Express Briefs, pp.881-885, 2009.

M. S. Bram-de-muer and . Steyaert, « On the analysis of Delta ; Sigma ; fractional-N frequency synthesizers for high-spectral purity, Circuits and Systems II : Analog and Digital Signal Processing, pp.784-793, 2003.

-. Bar and . Goldberg, Digital frequency synthesis demystified, p.44, 1999.

Y. Wu, C. Lai, C. Lee, . Po-chiun, and . Huang, « A Quantization Error Minimization Method Using DDS-DAC for Wideband Fractional-N Frequency Synthesizer ». Dans : Solid-State Circuits, IEEE Journal, vol.4511, pp.2283-2291, 2010.

K. Shu, E. Sanchez-sinencio, F. Maloberti, and U. Eduri, « A comparative study of digital Sigma ; Delta ; modulators for fractional-N synthesis, Circuits and Systems The 8th IEEE International Conference on. T. 3, pp.1391-1394, 2001.

M. Ta and H. , Comparison of LC and Ring VCOs for PLLs in a 90 nm Digital CMOS Process (cf, p.57

S. Rai and B. Otis, « A 1 V 600 µW 2.1 GHz Quadrature VCO Using BAW Resonators, Solid-State Circuits Conference, pp.576-623, 2007.

P. Vincent, J. B. David, I. Burciu, J. Prouvee, C. Billard et al., « A 1 V 220 MHz-Tuning-Range 2.2 GHz VCO Using a BAW Resonator, Solid-State Circuits Conference, pp.478-629, 2008.

T. Low, Power Colpitts VCO With Voltage-to-Current Positive- Feedback Network in 0.18 µm CMOS, Microwave and Wireless Components Letters, pp.218-220, 2011.

I. Hyung-ki-ahn, B. Park, and . Kim, A 5-GHz self-calibrated I/Q clock generator using a quadrature LC-VCO, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., pp.797-800, 2003.
DOI : 10.1109/ISCAS.2003.1205684

. Dans, Solid-State Circuits, IEEE Journal, vol.3312, pp.1987-1991, 1998.

D. Ham and A. Hajimiri, « Concepts and methods in optimization of integrated LC VCOs ». Dans : Solid-State Circuits, IEEE Journal, vol.366, pp.896-909, 2001.

H. Kim, S. Ryu, Y. Chung, J. Choi, and B. Kim, « A low phase-noise CMOS VCO with harmonic tuned LC tank, Microwave Theory and Techniques, pp.2917-2924, 2006.

D. Ozis, N. M. Neihart, and D. J. Allstot, « Differential VCO and passive frequency doubler in 0.18 µm CMOS for 24 GHz applications, Radio Frequency Integrated Circuits (RFIC) Symposium, p.65, 2006.

P. K. Rout, U. K. Nanda, D. P. Acharya, and G. Panda, Design of LC VCO for optimal figure of merit performance using CMODE, 2012 1st International Conference on Recent Advances in Information Technology (RAIT), pp.761-764
DOI : 10.1109/RAIT.2012.6194550

A. Tasic, W. A. Serdijn, and J. R. Long, « Design of multistandard adaptive voltagecontrolled oscillators, Microwave Theory and Techniques, pp.556-563, 2005.

C. Chiong, H. Chang, and M. Chen, Ka-Band Wide-Bandwidth Voltage-Controlled Oscillators in InGaP-GaAs HBT Technology, 2008 European Microwave Integrated Circuit Conference, pp.358-361, 2008.
DOI : 10.1109/EMICC.2008.4772303

H. Chiou and S. Chen, « Low phase noise Ku-band Gm-boosting differential Colpitts VCO, Microwave Conference, pp.313-316, 2009.

W. Yujie, F. Xiangning, and L. Bin, « A Fully Integrated LC VCO with 1V Voltage Supply in 0, µm CMOS Process for Wireless Sensor Network Applications

G. Zhu, S. Diao, F. Lin, and D. Guidotti, A low-power wide-band 20GHz VCO in 65nm CMOS, Proceedings of 2012 5th Global Symposium on Millimeter-Waves, pp.291-294
DOI : 10.1109/GSMM.2012.6314057

L. Xian, L. Wenyuan, and W. Zhigong, A wide tuning range LC-VCO using switched capacitor array technique, 2010 International Symposium on Signals, Systems and Electronics, pp.1-4, 2010.
DOI : 10.1109/ISSSE.2010.5607128

B. Sadhu, J. Kim, R. Harjani, and . Cmos, A CMOS 3.3-8.4 GHz wide tuning range, low phase noise LC VCO, 2009 IEEE Custom Integrated Circuits Conference, pp.559-562, 2009.
DOI : 10.1109/CICC.2009.5280768

C. Wei, H. Chiu, and Y. Yang, « A novel compact complementary Colpitts differential CMOS VCO with low phase-noise performance ». Dans : Radio Frequency Integrated Circuits Symposium, IEEE, pp.541-544, 2008.

D. Y. Jung and C. S. Park, « Power efficient Ka-band low phase noise VCO in 0.13 µm CMOS, Electronics Letters, vol.4410, pp.630-631, 2008.

Y. Sun, C. Kim, J. Cho, J. Lee, and . Kim, « A novel feedback low phase noise Ka-band push-push CMOS VCO, Asia Pacific, pp.1735-1738, 2009.

S. Liu, T. Kuan-han-chen, A. Chang, and . Chin, A Low-Power K-Band CMOS VCO With Four-Coil Transformer Feedback, Microwave and Wireless Components Letters, pp.459-461, 2010.
DOI : 10.1109/LMWC.2010.2049736

F. William and . Egan, Frequency Synthesis by Phase Lock. Second Edition, Wiley Inter- Science, p.66, 1999.

N. P. Jouppi, S. Sidiropoulos, and S. Menon, « A speed, power, and supply noise evaluation of ECL driver circuits ». Dans : Solid-State Circuits, IEEE Journal, vol.311, pp.38-45, 1996.

T. «. Stéphane, Conception et intégration d'un synthétiseur digital direct microonde en technologie silicium SiGe : C 0,25 µm, Thèse de doct, pp.69-75, 2006.

M. Sié, « Synthétiseur de fréquence monolithiques micro-ondes à 10 et 20 GHz en technologies BiCMOS SiGe 0, Thèse de doct, p.75, 2004.

M. Sie, G. Cibiel, E. Tournier, R. Plana, and J. Graffeuil, « High-speed, spuriousfree sequential phase frequency detector and dual-modulus prescalers for RF frequency synthesis, Radio Frequency Integrated Circuits (RFIC) Symposium, pp.679-682, 2003.

Y. Wu, C. Lai, C. Lee, . Po-chiun, and . Huang, « A Quantization Error Minimization Method Using DDS-DAC for Wideband Fractional-N Frequency Synthesizer ». Dans : Solid-State Circuits, IEEE Journal, vol.4511, pp.2283-2291, 2010.

L. Ulrich and . Rohde, Digital PLL Frequency Synthesizers -Theory and Design, p.90, 1983.

E. Tournier, M. Sie, and J. Graffeuil, « A 14.5 GHz, 0.35 mu ;m frequency divider for dual-modulus prescaler, Radio Frequency Integrated Circuits (RFIC) Symposium, pp.227-230, 2002.

M. Sié, « Synthétiseur de fréquence monolithiques micro-ondes à 10 et 20 GHz en technologies BiCMOS SiGe 0, Thèse de doct, p.90, 2004.

T. «. Stéphane, Conception et intégration d'un synthétiseur digital direct microonde en technologie silicium SiGe : C 0,25 µm, Thèse de doct, p.91, 2006.

J. Juyon, I. Burciu, T. Borr, S. Thuries, and E. Tournier, « A low spurious level fractional-N frequency divider based on a DDS-like phase accumulation operation

. Dans, Mixed Design of Integrated Circuits and Systems (MIXDES), Proceedings of the 18th International Conference. IEEE, juin 2011, pp.417-421, 2011.

T. Borr, J. Juyon, and E. Tournier, A both Gaussian and sinusoidal phase-to-amplitude converter for low-power ultra-high-speed direct digital synthesizers, 2011 IEEE 9th International New Circuits and systems conference, pp.5-8, 2011.
DOI : 10.1109/NEWCAS.2011.5981205

URL : https://hal.archives-ouvertes.fr/hal-00713855

S. Godet, E. Tournier, O. Llopis, A. Cathelin, and J. Juyon, « A Low Phase Noise and Wide-Bandwidth BiCMOS SiGe :C 0.25 µm Digital Frequency Divider For An On- Chip Phase-Noise Measurement Circuit ». Dans : Silicon Monolithic Integrated Circuits in RF Systems, pp.1-4, 2009.

S. Thuries, E. Tournier, A. Cathelin, S. Godet, and J. Graffeuil, « A 6-GHz Low- Power BiCMOS SiGe :C 0.25 µm Direct Digital Synthesizer, Microwave and Wireless Components Letters, pp.46-48, 2008.

X. Yu, F. Foster-dai, J. D. Irwin, and R. C. Jaeger, « A 9-bit Quadrature Direct Digital Synthesizer Implemented in 0.18-µm SiGe BiCMOS Technology, Microwave Theory and Techniques, pp.1257-1266, 2008.

X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, « A 5 GHz direct digital synthesizer MMIC with direct modulation and spur randomization ». Dans : Radio Frequency Integrated Circuits Symposium, IEEE, pp.419-422, 2009.

B. Laemmle, C. Wagner, H. Knapp, L. Maurer, and R. Weigel, « A 366mW direct digital synthesizer at 15GHz clock frequency in SiGe Bipolar technology ». Dans : Radio Frequency Integrated Circuits Symposium, IEEE, pp.415-418, 2009.

X. Geng, F. F. Dai, J. D. Irwin, and R. C. Jaeger, « An 11-Bit 8.6 GHz Direct Digital Synthesizer MMIC With 10-Bit Segmented Sine-Weighted DAC ». Dans : Solid- State Circuits, IEEE Journal, vol.452, pp.300-313, 2010.

T. Borr, J. Juyon, and E. Tournier, A both Gaussian and sinusoidal phase-to-amplitude converter for low-power ultra-high-speed direct digital synthesizers, 2011 IEEE 9th International New Circuits and systems conference, pp.5-8, 2011.
DOI : 10.1109/NEWCAS.2011.5981205

URL : https://hal.archives-ouvertes.fr/hal-00713855

C. Yang and J. Chang, « A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35 µm SiGe BiCMOS ». Dans : Solid-State Circuits, IEEE Journal, vol.469, pp.2064-2072, 2011.

S. Godet, E. Tournier, O. Llopis, A. Cathelin, and J. Juyon, « A Low Phase Noise and Wide-Bandwidth BiCMOS SiGe :C 0.25 µm Digital Frequency Divider For An On- Chip Phase-Noise Measurement Circuit ». Dans : Silicon Monolithic Integrated Circuits in RF Systems, pp.1-4, 2009.

S. Godet, E. Tournier, O. Llopis, A. Cathelin, and J. Juyon, « A Baseband Ultra- Low Noise SiGe :C BiCMOS 0.25 µm Amplifier and its Application for an On-Chip Phase-Noise Measurement Circuit ». Dans : Silicon Monolithic Integrated Circuits in RF Systems, pp.1-4, 2009.

J. Juyon, I. Burciu, T. Borr, S. Thuries, and E. Tournier, « A low spurious level fractional-N frequency divider based on a DDS-like phase accumulation operation

. Dans, Mixed Design of Integrated Circuits and Systems (MIXDES), Proceedings of the 18th International Conference, pp.417-421, 2011.

T. Borr, J. Juyon, and E. Tournier, A both Gaussian and sinusoidal phase-to-amplitude converter for low-power ultra-high-speed direct digital synthesizers, 2011 IEEE 9th International New Circuits and systems conference, pp.5-8, 2011.
DOI : 10.1109/NEWCAS.2011.5981205

URL : https://hal.archives-ouvertes.fr/hal-00713855

S. Godet, É. Tournier, and O. Llopis, Julien Juyon et Andreia Cathelin. « Diviseur de fréquence SiGe :C 0,25 µm, large bande et faible bruit, pour banc de mesure de bruit de phase intégré Avr, Français. Dans : 16ème Journées Nationales Microondes, 2009.

T. Borr, J. Juyon, and É. Tournier, « Convertisseur phase/amplitude sinusoïdal et gaussien pour synthétiseur digital direct basse consommation ultra rapide