E. France, Ces voitures qui se garent toutes seules, 2007.

M. Ramdani, E. Sicard, S. Dhia, and E. J. Catrysse, Towards an EMC roadmap for Integrated Circuits, 2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, pp.8-11, 2008.
DOI : 10.1109/APEMC.2008.4559798

A. Boyer, Prédire la susceptibilité des circuits aux agressions électromagnétiques, pp.2-5, 2008.

J. Baliga, Chips Go Vertical, IEEE Spectrum, vol.41, issue.3, pp.35-39, 2004.
DOI : 10.1109/MSPEC.2004.1270547

S. B. Dhia, M. Ramdani, and E. E. Sicard, ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS Techniques for low emission and susceptibility, 2006.

J. Whalen, J. Tront, C. Larson, and E. J. Roe, Computer-Aided Analysis of RFI Effects in Integrated Circuits, 1978 IEEE International Symposium on Electromagnetic Compatibility, pp.64-70, 1978.
DOI : 10.1109/ISEMC.1978.7566830

J. N. Roach, The Susceptibility of a 1K NMOS Memory to Conducted Electromagnetic Interference, 1981 IEEE International Symposium on Electromagnetic Compatibility, pp.85-90, 1981.
DOI : 10.1109/ISEMC.1981.7569907

H. Tang and M. Er, EMI-induced failure in microprocessor-based counting, Microprocessors and Microsystems, vol.17, issue.4, pp.248-252, 1993.
DOI : 10.1016/0141-9331(93)90023-Z

J. F. Chappel and S. G. Zaky, EMI effects and timing design for increased reliability in digital systems, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.44, issue.2, p.2, 1997.
DOI : 10.1109/81.554331

F. Fiori, A new nonlinear model of EMI-induced distortion phenomena in feedback CMOS operational amplifiers, IEEE Transactions on Electromagnetic Compatibility, vol.44, issue.4, pp.495-502, 2002.
DOI : 10.1109/TEMC.2002.804766

M. Robinson, K. Fischer, I. Flintoft, and E. A. Marvin, A simple model of emi-induced timing jitter in digital circuits, its statistical distribution and its effect on circuit performance, IEEE Transactions on Electromagnetic Compatibility, vol.45, issue.3, pp.513-519, 2003.
DOI : 10.1109/TEMC.2003.815529

C. Marot and J. Levant, Future IEC 62433-4 : Integrated Circuit -EMC IC modelling ? Part 4: ICIM-CI, Integrated Circuit Immunity Model, Conducted Immunity

O. Valorge, Bruit d'Alimentation et Couplage par le Substrat dans les Circuits Mixtes, Thèse de l'INSA de Lyon, 2006.

C. Maréchal, M. Klingler, M. Heddebaut, and E. B. Demoulin, ??tude de l'impact d'une perturbation ??lectromagn??tique sur le fonctionnement de composants logiques ??lectroniques, Journal de Physique III, vol.5, issue.6, p.15, 1995.
DOI : 10.1051/jp3:1995158

G. Venkataraman, J. Hu, and E. F. Liu, Integrated placement and skew optimization for rotary clocking, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.149-157, 2007.

F. Fiori and P. S. Crovetti, Linear Voltage Regulator Susceptibility, presenté à IEEE Symposium on Industrial Electronics, pp.1398-1403, 2002.
DOI : 10.1109/isie.2002.1025999

T. Smith, Evaluer les performances dynamiques de numériseurs par le test des bits effectifs, Electronique, n°. 203, pp.45-48, 2009.

J. Levant, Mise en place d'une démarche d'intégration des contraintes CEM dans le flot de conception des circuits intégrés, Thèse de l'INSA de Rennes, 2007.

S. Serpaud, J. Levant, Y. Poiré, M. Meyer, and E. S. Tran, ICEM-CE extraction methodology, 2009.

S. Adaptec and . Web, IEC 62014-1: Electronic behavioural specifications of digital integrated circuits IO Buffer Information Specification (IBIS, Version 3.2), IEC, vol.25, 2001.

K. Ichikawa, M. Inagaki, Y. Sakurai, I. Iwase, M. Nagata et al., Simulation of integrated circuit immunity with LECCS model, 2006 17th International Zurich Symposium on Electromagnetic Compatibility, 2006.
DOI : 10.1109/EMCZUR.2006.214932

J. Cordi, A. Alaeldine, J. Levant, R. Perdriau, M. Ramdani et al., Automated extraction of the passive distribution network of an integrated circuit for the assessment of conducted electromagnetic emission, 2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, pp.36-39, 2008.
DOI : 10.1109/APEMC.2008.4559805

J. Levant, M. Ramdani, and E. R. Perdriau, ICEM modeling of microcontroller current activity, Microelectronics Journal -Special, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00519359

R. Perdriau, Méthodologie de prédiction des niveaux d'émission conduite dans les circuits intégrés, à l'aide de VHDL-AMS, 2004.

E. Lamoureux, Etude de la susceptibilité des circuits integrés numériques aux agressions hyper frequences, Thèse de l'INSA de Toulouse, 2006.

A. Ndoye, E. Sicard, and E. F. Lafon, Méthodologie prédictive de l'immunité conduite d'un circuit intégré non linéaire, présenté au 15ème Colloque International et Exposition sur la Compatibité électromagnétique, 2010.

F. Lafon, F. De-daran, M. Ram, R. Perdriau, and E. M. Drissi, Modélisation de l'immunité de circuits intégrés en contexte industriel, présenté au 15ème Colloque International et Exposition sur la Compatibité électromagnétique, 2010.

I. Chahine, M. Kadi, E. Gaboriaud, A. Louis, and E. B. Mazari, Characterization and Modeling of the Susceptibility of Integrated Circuits to Conducted Electromagnetic Disturbances Up to 1 GHz, IEEE Transactions on Electromagnetic Compatibility, vol.50, issue.2, pp.285-293, 2008.
DOI : 10.1109/TEMC.2008.918983

A. Alaeldine, Comparison among emission and susceptibility reduction techniques for electromagnetic interference in digital integrated circuits, Microelectronics Journal, vol.39, issue.12, 2008.
DOI : 10.1016/j.mejo.2008.02.022

URL : https://hal.archives-ouvertes.fr/hal-00537773

A. Alaeldine, R. Perdriau, and E. A. Haidar, A comprehensive simulation model for immunity prediction in integrated circuits with respect to substrate injection, Microelectronics Journal, vol.40, issue.12, pp.1788-1795, 2009.
DOI : 10.1016/j.mejo.2009.10.004

URL : https://hal.archives-ouvertes.fr/hal-01271900

F. Fiori, Design of an Operational Amplifier Input Stage Immune to EMI, IEEE Transactions on Electromagnetic Compatibility, vol.49, issue.4, pp.834-839, 2007.
DOI : 10.1109/TEMC.2007.908255

C. Walravens, S. Van-winckel, J. Redouté, and E. M. Steyaert, Efficient reduction of electromagnetic interference effects in operational amplifiers, Electronics Letters, vol.43, issue.2, pp.84-85, 2007.
DOI : 10.1049/el:20073026

J. Redouté and M. Steyaert, EMI resisting CMOS differential pair structure, Electronics Letters, vol.42, issue.21, pp.1217-1218, 2006.
DOI : 10.1049/el:20062059

J. Redouté and M. Steyaert, Current mirror structure insensitive to conducted EMI, Electronics Letters, vol.41, issue.21, pp.1145-1146, 2005.
DOI : 10.1049/el:20052825

J. Redouté and M. Steyaert, Improved EMI filtering current mirror structure requiring reduced capacitance, Electronics Letters, vol.42, issue.10, pp.560-561, 2006.
DOI : 10.1049/el:20060275

E. Sicard and J. Dienot, Issues in electromagnetic compatibility of integrated circuits: emission and susceptibility, Microelectronics Reliability, vol.45, issue.9-11, pp.1277-1284, 2005.
DOI : 10.1016/j.microrel.2005.07.057

Z. Yu and C. Mcandrew, RF CMOS is more than CMOS: Modeling of RF passive components, 2009 IEEE Custom Integrated Circuits Conference, pp.407-414, 2009.
DOI : 10.1109/CICC.2009.5280811

P. J. Ashenden, G. D. Peterson, and D. A. Teegarden, The System Designer's Guide to VHDL-AMS: Analog, Mixed-Signal, and Mixed-Technology Modeling, 1er éd, 2002.

A. Vachoux, Modélisation de Systèmes Intégrés Analogiques et Mixtes, Laboratoire de Systèmes Microélectroniques, p.59, 2002.

A. Corporation, Note d'application : AVR041: EMC Performances Improvement for ATmega32M1, 2008.

A. Alaeldine, R. Perdriau, M. Ramdani, J. Levant, and E. M. Drissi, A Direct Power Injection Model for Immunity Prediction in Integrated Circuits, IEEE Transactions on Electromagnetic Compatibility, vol.50, issue.1, pp.52-62, 2008.
DOI : 10.1109/TEMC.2007.911920

URL : https://hal.archives-ouvertes.fr/hal-00316535

F. Fiori and P. Crovetti, Prediction of High-Power EMI Effects in CMOS Operational Amplifiers, IEEE Transactions on Electromagnetic Compatibility, vol.48, issue.1, pp.153-160, 2006.
DOI : 10.1109/TEMC.2006.870690

B. Razavi, A study of phase noise in CMOS oscillators, IEEE Journal of Solid-State Circuits, vol.31, issue.3, pp.331-343, 1996.
DOI : 10.1109/4.494195

F. Herzel and B. Razavi, A study of oscillator jitter due to supply and substrate noise, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, pp.56-62, 1999.
DOI : 10.1109/82.749085

K. Kundert, Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers, " The Designer's Guide Community, 2002.

F. Gauthier, Les outils de conception RF et hyper, pp.73-74, 2004.

F. Gauthier, L'analyse des moteurs de simulation : le coeur du choix d'une solution, pp.76-79, 2004.