Standalone Nested Loop Acceleration on CGRAs for Signal Processing Applications - Pôle Software and Hardware, ARchitectures and Processes Access content directly
Conference Papers Year : 2024

Standalone Nested Loop Acceleration on CGRAs for Signal Processing Applications

Fichier principal
Vignette du fichier
DASIP24_HAL.pdf (736.26 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
licence : CC BY NC ND - Attribution - NonCommercial - NoDerivatives

Dates and versions

hal-04505187 , version 1 (14-03-2024)

Identifiers

  • HAL Id : hal-04505187 , version 1

Cite

Chilankamol Sunny, Satyajit Das, Kevin J M Martin, Philippe Coussy. Standalone Nested Loop Acceleration on CGRAs for Signal Processing Applications. DASIP 2024: Workshop on Design and Architectures for Signal and Image Processing, Jan 2024, Munich, Germany. ⟨hal-04505187⟩
5 View
12 Download

Share

Gmail Facebook X LinkedIn More