index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Chargement de la page

Mots clés

Side-Channel Analysis SCA Robustness Reverse engineering RSA Side-channel analysis Internet of Things Resistance Random access memory Differential Power Analysis DPA Aging Asynchronous Reliability Countermeasures Coq Security Convolution DRAM Defect modeling CRT Voltage Application-specific VLSI designs Training Side-channel attacks SCA Masking Sensors Simulation Steadiness Temperature sensors SoC Elliptic curve cryptography Hardware security Side-channel attacks Fault injection attack Cryptography Signal processing algorithms Image processing Filtering Formal methods Electromagnetic Side-Channel Attacks Reverse-engineering Spin transfer torque Writing Power demand 3G mobile communication Loop PUF CPA STT-MRAM Masking countermeasure Computational modeling Security services Sécurité OCaml Switches Field Programmable Gates Array FPGA Magnetic tunneling Machine learning Intrusion detection Process variation Dynamic range TRNG Variance-based Power Attack VPA Information leakage SCA Logic gates Authentication Costs ASIC Mutual Information Analysis MIA Transistors Side-Channel Analysis Formal proof Randomness Energy consumption Neural networks Magnetic tunnel junction PUF Dual-rail with Precharge Logic DPL Confusion coefficient Field programmable gate arrays Protocols GSM AES Power-constant logic Security and privacy Receivers Differential power analysis DPA Fault injection Circuit faults Countermeasure Side-channel attack Estimation Routing FPGA Lightweight cryptography FDSOI MRAM Linearity Hardware Tunneling magnetoresistance

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations