[. Azimi, D. K. Tam, L. Soares, and M. Stumm, Enhancing operating system support for multicore processors by using hardware performance monitoring, ACM SIGOPS Operating Systems Review, vol.43, issue.2, pp.56-65, 2009.
DOI : 10.1145/1531793.1531803

A. R. Alameldeen and D. A. Wood, Variability in architectural simulations of multi-threaded workloads, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.7, 2003.

J. Broquedis, S. Clet-ortega, N. Moreaud, B. Furmento, G. Goglin et al., hwloc: A Generic Framework for Managing Hardware Affinities in HPC Applications, 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, pp.180-186, 2010.
DOI : 10.1109/PDP.2010.67

URL : https://hal.archives-ouvertes.fr/inria-00429889

E. [. Beyls and . Hollander, Reuse distance as a metric for cache behavior

S. Browne, J. Dongarra, N. Garner, K. London, and P. Mucci, A Scalable Cross-Platform Infrastructure for Application Performance Tuning Using Hardware Counters, ACM/IEEE SC 2000 Conference (SC'00), p.42, 2000.
DOI : 10.1109/SC.2000.10029

[. Bellosa, Follow-on scheduling: Using TLB information to reduce cache misses, Sixteenth Symposium on Operating Systems Principles (SOSP '97 Work in Progress Session, Saint Malo, 1997.

E. [. Berg and . Hagersten, StatCache: A probabilistic approach to efficient and accurate data locality analysis, IEEE International Symposium on, ISPASS Performance Analysis of Systems and Software, 2004, pp.20-27, 2004.
DOI : 10.1109/ISPASS.2004.1291352

E. Berg and E. Hagersten, Fast data-locality profiling of native execution, ACM SIGMETRICS Performance Evaluation Review, vol.33, issue.1, pp.169-180, 2005.
DOI : 10.1145/1071690.1064232

[. Bienia, S. Kumar, K. Singh, ]. R. Libs72, G. W. Bartels et al., The PARSEC benchmark suite, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, PACT '08, pp.72-81, 1972.
DOI : 10.1145/1454115.1454128

[. Bellosa and M. Steckermeier, The Performance Implications of Locality Information Usage in Shared-Memory Multiprocessors, Journal of Parallel and Distributed Computing, vol.37, issue.1, pp.113-121, 1996.
DOI : 10.1006/jpdc.1996.0112

D. [. Chamberlain, H. P. Callahan, and . Zima, Parallel Programmability and the Chapel Language, International Journal of High Performance Computing Applications, vol.21, issue.3, pp.291-312, 2007.
DOI : 10.1177/1094342007078442

J. W. Carlson-carlson, D. E. Draper, K. Culler, E. Yelick, K. Brooks et al., Introduction to UPC and language specification, 1999.

D. Chandra, F. Guo, S. Kim, and Y. Solihin, Predicting interthread cache contention on a chip multi-processor architecture, Proceedings of the 11th International Symposium on High-Performance Computer ArchitectureHPCA '05), pp.340-351, 2005.
DOI : 10.1109/hpca.2005.27

P. Charles, C. Grothoff, V. Saraswat, C. Donawa, A. Kielstra et al., X10: an object-oriented approach to non-uniform cluster computing, Proceedings of the 20th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications, OOPSLA '05, pp.519-538, 2005.

[. Cho and L. Jin, Managing distributed, shared l2 caches through oslevel page allocation, MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pp.455-468, 2006.
DOI : 10.1109/micro.2006.31

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.137.3652

[. Cascaval and D. A. Padua, Estimating cache misses and locality using stack distances, Proceedings of the 17th annual international conference on Supercomputing (CDROM), (ICS '03), pp.150-159, 2003.

S. Chatterjee, E. Parker, P. J. Hanlon, and A. R. Lebeck, Exact analysis of the cache behavior of nested loops, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, (PLDI '01), pp.286-297, 2001.

J. P. David-culler, A. Singh, and . Gupta, Parallel Computer Architecture: A Hardware/Software Approach, The Morgan Kaufmann Series in Computer Architecture and Design, 1998.

C. Ding and T. Chilimbi, A composable model for analyzing locality of multi-threaded programs, 2009.

U. Drepper and I. Molnar, The Native POSIX Thread Library for Linux, 2003.

C. Ding and Y. Zhong, Reuse distance analysis, 2001.

C. Ding and Y. Zhong, Predicting whole-program locality through reuse distance analysis, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, (PLDI '03), pp.245-257, 2003.
DOI : 10.1145/781131.781159

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.4.6499

J. Edmonds, Maximum matching and a polyhedron with 0,1-vertices, Journal of Research of the National Bureau of Standards Section B Mathematics and Mathematical Physics, vol.69, issue.1 and 2, pp.69-70, 1965.
DOI : 10.6028/jres.069B.013

S. Eranian, The perfmon2 interface specification, 2004.

[. Fahringer, Estimating cache performance for sequential and data parallel programs, Proceedings of the International Conference and Exhibition on High- Performance Computing and NetworkingHPCN Europe '97), pp.840-849, 1997.
DOI : 10.1007/BFb0031655

B. Basilio, R. Fraguela, E. L. Doallo, and . Zapata, Automatic analytical modeling for the estimation of cache misses, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation TechniquesPACT '99), p.221, 1999.

[. Frigo, C. E. Leiserson, and K. H. Randall, The implementation of the Cilk-5 multithreaded language, Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation, (PLDI '98), pp.212-223, 1998.

J. Michael and . Flynn, Some computer organizations and their effectiveness, IEEE Transactions on Computers, vol.21, issue.9, pp.948-960, 1972.

A. Georges, D. Buytaert, and L. Eeckhout, Statistically rigorous java performance evaluation, Proceedings of the 22nd annual ACM SIGPLAN conference on Object-oriented programming systems and applications, pp.57-76, 2007.
DOI : 10.1145/1297105.1297033

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.103.4204

[. Ghosh, M. Martonosi, and S. Malik, Cache miss equations: a compiler framework for analyzing and tuning memory behavior, ACM Transactions on Programming Languages and Systems, vol.21, issue.4, pp.703-746, 1999.
DOI : 10.1145/325478.325479

[. Pth, The GNU Portable Threads

G. Fursin and O. Temam, Collective Optimization, the 4th International Conference on High Performance and Embedded Architectures and Compilers (HIPEAC), pp.34-49
DOI : 10.1007/978-3-540-92990-1_5

URL : https://hal.archives-ouvertes.fr/inria-00445326

J. Christopher, P. Hughes, S. V. Kaul, R. Adve, C. Jain et al., Variability in the execution of multimedia applications and implications for architecture, Proceedings of the 28th annual international symposium on Computer architectureISCA '01), pp.254-265, 2001.

H. Leather, O. Michael, B. Boyle, and . Worton, Raced Profiles: Efficient Selection of Competing Compiler Optimizations, Conference on Languages , Compilers, and Tools for Embedded Systems (LCTES '09). ACM SIG- PLAN/SIGBED, 2009.

. Int and . Intel, Intel Threading Building Blocks (TBB) for Open Source

[. Jin, M. Frumkin, and J. Yan, The OpenMP implementation of NAS parallel benchmarks and its performance, 1999.

G. Jeannot and . Mercier, Near-Optimal Placement of MPI Processes on Hierarchical NUMA Architectures, Proceedings of the 16th international Euro-Par conference on Parallel processing: Part IIEuro-Par'10), pp.199-210, 2010.
DOI : 10.1007/978-3-642-15291-7_20

URL : https://hal.archives-ouvertes.fr/inria-00544346

E. E. Johnson, Completing an MIMD multiprocessor taxonomy. SIGARCH Computer Architercture News, pp.44-47, 1988.
DOI : 10.1145/48675.48682

L. John, D. A. Hennessy, D. Patterson, and . Goldberg, Computer Architecture: A Quantitative Approach, pp.978-1558605961, 2002.

[. Jiang, E. Z. Zhang, K. Tian, and X. Shen, Is Reuse Distance Applicable to Data Locality Analysis on Chip Multiprocessors?, 19th International Conference on Compiler Construction (CC), pp.264-282, 2010.
DOI : 10.1007/978-3-642-11970-5_15

R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn, Using OS Observations to Improve Performance in Multicore Systems, IEEE Micro, vol.28, issue.3, pp.54-66, 2008.
DOI : 10.1109/MM.2008.48

[. Kazempour, A. Fedorova, and P. Alagheband, Performance Implications of Cache Affinity on Multicore Processors, Proceedings of the 14th international Euro-Par conference on Parallel ProcessingEuro-Par '08), pp.151-161, 2008.
DOI : 10.1007/978-3-540-85451-7_17

G. Karypis and V. Kumar, A Fast and High Quality Multilevel Scheme for Partitioning Irregular Graphs, SIAM Journal on Scientific Computing, vol.20, issue.1, pp.359-392, 1998.
DOI : 10.1137/S1064827595287997

G. Karypis and V. Kumar, Multilevel Algorithms for Multi-Constraint Graph Partitioning, Proceedings of the IEEE/ACM SC98 Conference, pp.1-13, 1998.
DOI : 10.1109/SC.1998.10018

G. Karypis and V. Kumar, Parallel multilevel k-way partitioning scheme for irregular graphs, Proceedings of the 1996 ACM/IEEE conference on Supercomputing (CDROM) , Supercomputing '96, pp.96-129, 1998.
DOI : 10.1145/369028.369103

S. Kandemir, S. H. Prashanth-muralidhara, K. Narayanan, Y. Zhang, and O. Ozturk, Optimizing shared cache behavior of chip multiprocessors, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, Micro-42, pp.505-516, 2009.
DOI : 10.1145/1669112.1669176

T. Klug, M. Ott, J. Weidendorfer, and C. Trinitis, autopin ??? Automated Optimization of Thread-to-Core Pinning on Multicore Systems, Transactions on high-performance embedded architectures and compilers III, pp.219-235, 2011.
DOI : 10.1007/978-3-540-73940-1_33

[. Karcher, C. Schaefer, and V. Pankratius, Auto-tuning support for manycore applications, ACM SIGOPS Operating Systems Review, vol.43, issue.2, pp.96-97, 2009.
DOI : 10.1145/1531793.1531808

W. Harold and . Kuhn, The Hungarian Method for the assignment problem, Naval Research Logistics Quarterly, vol.2, pp.83-97, 1955.

T. Kandemir, S. Yemliha, S. Muralidhara, M. J. Srikantaiah, Y. Irwin et al., Cache topology aware computation mapping for multicores, ACM SIGPLAN Notices, vol.45, issue.6, pp.74-85, 2010.
DOI : 10.1145/1809028.1806605

C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser et al., Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, (PLDI '05), pp.190-200, 2005.

J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang et al., Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems, 14th International Symposium on High Performance Computer Architecture, pp.367-378, 2008.

[. Lancaster and L. Rodman, Algebraic Riccati equations, 1995.

[. Lee, H. Wu, M. Ravichandran, and N. Clark, Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications, Proceedings of the 37th annual international symposium on Computer architectureISCA '10), pp.270-279, 2010.

K. S. Mckinley, S. Carr, and C. Tseng, Improving data locality with loop transformations, ACM Transactions on Programming Languages and Systems, vol.18, issue.4, pp.424-453, 1996.
DOI : 10.1145/233561.233564

T. Mytkowicz, A. Diwan, M. Hauswirth, and P. F. Sweeney, Producing wrong data without doing anything obviously wrong!, Proceedings of the 14th international conference on Architectural support for programming languages and operating systemsASPLOS '09), pp.265-276, 2009.
DOI : 10.1145/2528521.1508275

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.163.8395

J. [. Mattson, D. R. Gecsei, I. L. Slutz, and . Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, vol.9, issue.2, pp.78-117, 1970.
DOI : 10.1147/sj.92.0078

B. Mohr, A. D. Malony, S. Shende, and F. Wolf, Design and prototype of a performance tool interface for openmp, The Journal of Supercomputing, vol.23, issue.1, pp.105-128, 2002.
DOI : 10.1023/A:1015741304337

E. Gordon and . Moore, Progress in digital integrated electronics, International Electron Devices Meeting, pp.11-13, 1975.

V. Shirley and . Moore, A comparison of counting and sampling modes of using performance monitoring hardware, Proceedings of the International Conference on Computational Science-Part II, (ICCS '02), pp.904-912, 2002.

. Mpi and . Mpi, The Message Passing Interface Standard

[. Mazouz, S. Touati, and D. Barthou, Measuring and Analysing the Variations of Program Execution Times on Multicore Platforms: Case Study, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00514548

[. Marathe, V. Thakkar, and F. Mueller, Feedback-directed page placement for ccNUMA via hardware-generated memory traces, Journal of Parallel and Distributed Computing, vol.70, issue.12, pp.1204-1219, 2010.
DOI : 10.1016/j.jpdc.2010.08.015

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.217.8586

[. Nethercote, Dynamic Binary Analysis and Instrumentation, 1994.

W. Robert, J. Numrich, and . Reid, Co-array Fortran for parallel programming, SIGPLAN Fortran Forum, vol.17, issue.2, pp.1-31, 1998.

N. Nethercote and J. Seward, Valgrind: a framework for heavyweight dynamic binary instrumentation, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementationPLDI '07), pp.89-100, 2007.

F. Broquedis, N. Furmento, B. Goglin, P. Wacrenier, and R. Namyst, ForestGOMP: an efficient OpenMP environment for NUMA architectures [Per] Perfctr, International Journal on Parallel Programming, Special Issue on OpenMP, vol.10, issue.385, pp.418-439, 2010.

[. Pérache, H. Jourdren, and R. Namyst, MPC: A Unified Parallel Runtime for Clusters of NUMA Machines, Proceedings of the 14th international Euro-Par conference on Parallel ProcessingEuro-Par '08), pp.78-88, 2008.
DOI : 10.1007/978-3-540-85451-7_9

. L. Pkb-+-91-]-m, S. R. Powell, S. Kleiman, D. Barton, D. Shah et al., SunOS multi-thread architecture, Proceedings of the Winter 1991 USENIX Conference, pp.65-80, 1991.

K. Moinuddin, Y. N. Qureshi, and . Patt, Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches, MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pp.423-432, 2006.

[. Jain, The Art of Computer Systems Performance Analysis : Techniques for Experimental Design, Measurement, Simulation, and Modelling, 1991.

[. Rafique, W. Lim, and M. Thottethodi, Architectural support for operating system-driven CMP cache management, Proceedings of the 15th international conference on Parallel architectures and compilation techniques , PACT '06, pp.2-12, 2006.
DOI : 10.1145/1152154.1152160

[. Suh, S. Devadas, and L. Rudolph, A new memory monitoring scheme for memory-aware scheduling and partitioning, Proceedings Eighth International Symposium on High Performance Computer Architecture, p.117, 2002.
DOI : 10.1109/HPCA.2002.995703

S. Sridharan, B. Keck, R. Murphy, S. Ch, and P. Kogge, Thread migration to improve synchronization performance, Workshop on Operating System Interference in High Performance Applications, 2006.

D. L. Schuff, M. Kulkarni, and V. S. Pai, Accelerating multicore reuse distance analysis with sampling and parallelization, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, PACT '10, pp.53-64, 2010.
DOI : 10.1145/1854273.1854286

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.174.8111

[. Song, S. Moore, and J. Dongarra, Feedback-directed thread scheduling with memory considerations, Proceedings of the 16th international symposium on High performance distributed computing , HPDC '07, pp.97-106, 2007.
DOI : 10.1145/1272366.1272380

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.110.8567

[. Song, S. Moore, and J. Dongarra, Analytical modeling and optimization for affinity based thread scheduling on multicore systems, 2009 IEEE International Conference on Cluster Computing and Workshops, pp.1-10, 2009.
DOI : 10.1109/CLUSTR.2009.5289173

D. L. Schuff, B. S. Parsons, and V. S. Pai, Multicore-aware reuse distance analysis, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), pp.1-8, 2010.
DOI : 10.1109/IPDPSW.2010.5470780

L. [. Suh, S. Rudolph, and . Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, vol.28, issue.1, pp.7-26, 2004.
DOI : 10.1023/B:SUPE.0000014800.27383.8f

D. Schmidl, C. Terboven, H. M. Dieter-an-mey, and . Bucker, Binding Nested OpenMP Programs on Hierarchical Memory Architectures, International Workshop on OpenMP, pp.29-42, 2010.
DOI : 10.1007/978-3-642-13217-9_3

]. J. Syl84 and . Sylvester, Sur l'equations en matrices px=xq. Comptes Rendus des Séances de l'Académie des Sciences, pp.67-71115, 1884.

D. Dieter-an-mey, H. Schmidl, T. Jin, and . Reichstein, Data and thread affinity in openmp programs, Proceedings of the 2008 workshop on Memory access on future processors, pp.377-384, 2008.

[. Tam, R. Azimi, and M. Stumm, Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors, Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems, pp.47-58, 2007.

G. Taylor, P. Davies, and M. Farmwald, The TLB slice ? a lowcost high-speed address translation mechanism, Proceedings of the 17th annual international symposium on Computer ArchitectureISCA '90), pp.355-363, 1990.

J. Tang, N. Mars, R. Vachharajani, M. L. Hundt, and . Soffa, The impact of memory subsystem resource sharing on datacenter applications, Proceeding of the 38th annual international symposium on Computer architectureISCA '11), pp.283-294, 2011.

[. Touati, J. Worms, and S. Briais, The Speedup-Test, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00443839

[. Touati, Julien Worms, and Sébastien Briais. The Speedup-Test: A Statistical Methodology for Program Speedup Analysis and Computation, To appear in the Journal of Concurrency and Computation: Practice and Experience, 2012.

X. Vera and J. Xue, Let's study whole-program cache behaviour analytically, Proceedings Eighth International Symposium on High Performance Computer Architecture, p.175, 2002.
DOI : 10.1109/HPCA.2002.995708

[. Weissman, Performance counters and state sharing annotations: a unified approach to thread locality, Proceedings of the 8th international conference on Architectural support for programming languages and operating systemsASPLOS '98), pp.127-138, 1998.

E. Michael, M. S. Wolf, and . Lam, A data locality optimizing algorithm, PLDI '91: Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, (PLDI '91), pp.30-44, 1991.

M. Vincent, S. A. Weaver, and . Mckee, Can hardware performance counters be trusted?, Proceedings of the 4th International Symposium on Workload Characterization, pp.141-150, 2008.

[. Wu and D. Yeung, Coherent Profiles: Enabling Efficient Reuse Distance Analysis of Multicore Scaling for Loop-based Parallel Programs, 2011 International Conference on Parallel Architectures and Compilation Techniques, 2011.
DOI : 10.1109/PACT.2011.58

Y. Xie and G. H. Loh, Dynamic classification of program memory behaviors in CMPs, Proceedings of CMP-MSI, held in conjunction with ISCA-35, 2008.

K. A. Yelick, L. Semenzato, G. Pike, C. Miyamoto, B. Liblit et al., Titanium: A high-performance java dialect. Concurrency -Practice and Experience, pp.11-13825, 1998.

[. Zhuravlev, S. Blagodurov, and A. Fedorova, Addressing shared resource contention in multicore processors via scheduling, Proceedings of the 15th edition of ASPLOS on Architectural support for programming languages and operating systemsASPLOS '10), pp.129-142, 2010.

[. Zhang, S. Dwarkadas, and K. Shen, Towards practical page coloringbased multicore cache management, Proceedings of the 4th ACM European conference on Computer systems, pp.89-102, 2009.
DOI : 10.1145/1519065.1519076

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.156.7988

[. Zaparanuks, M. Jovic, and M. Hauswirth, Accuracy of performance counter measurements, 2009 IEEE International Symposium on Performance Analysis of Systems and Software, pp.23-32, 2009.
DOI : 10.1109/ISPASS.2009.4919635

Z. Eddy, Y. Zhang, X. Jiang, and . Shen, Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs?, Proceedings of the 15th ACM SIGPLAN symposium on Principles and practice of parallel programmingPPoPP '10), pp.203-212, 2010.

Y. Zhang, M. Kandemir, and T. Yemliha, Studying inter-core data reuse in multicores, Proceedings of the ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, SIGMETRICS '11, pp.25-36, 2011.
DOI : 10.1145/1993744.1993748

[. Zhong, X. Shen, and C. Ding, Program locality analysis using reuse distance, ACM Transactions on Programming Languages and Systems, vol.31, issue.6, pp.311-350, 2009.
DOI : 10.1145/1552309.1552310