Skip to Main content Skip to Navigation
New interface

Estimation à haut-niveau des dégradations temporelles dans les processeurs : méthodologie et mise en oeuvre logicielle

Abstract : Nowadays, more and more performance is expected from digital circuits. What’s more, the market requires fast conception methods, in order to propose the newest technology available. Fast conception methods and the utilization of MPSoC have enabled high performance and short time-to-market while taking little attention to aging. However, MPSoC are more and more prone to hardware failures that occur in transistors. Today, the prevailing failure mechanisms in MPSoC are HCI and NBTI. Margins are usually added on new products to avoid failures during execution, by considering worst case scenario for each mechanism. For the newest technology, margins are becoming more and more important and products performance is getting lower and lower. That’s why the conception needs to take into account hardware failures according to the execution of software. This thesis propose a new methodology to simulate aging at high level of abstraction, which can be applied to MPSoC. The method can be applied during product conception, between the specification phase and the production. An empirical model is used to estimate slack time at circuit's end of life. A use case is conducted on an embedded processor and degradation results are reported for a set of applications. The solution enables architecture exploration and MPSoC aging can thus be compared. The software with most severe impact on aging can also be determined.
Complete list of metadata

Cited literature [63 references]  Display  Hide  Download
Contributor : ABES STAR :  Contact
Submitted on : Thursday, February 27, 2014 - 4:31:10 PM
Last modification on : Monday, February 7, 2022 - 4:21:17 PM
Long-term archiving on: : Tuesday, May 27, 2014 - 12:10:47 PM


Version validated by the jury (STAR)


  • HAL Id : tel-00952867, version 1


Clément Bertolini. Estimation à haut-niveau des dégradations temporelles dans les processeurs : méthodologie et mise en oeuvre logicielle. Autre [cond-mat.other]. Université Sciences et Technologies - Bordeaux I, 2013. Français. ⟨NNT : 2013BOR14968⟩. ⟨tel-00952867⟩



Record views


Files downloads